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Abstract
The intentions of the so-called "More Electric Aircraft" (MEA) are higher
efficiency and lower weight. A main topic here is the application of elec-
trical instead of hydraulic, pneumatical and mechanical systems. The
necessary power electronic devices have intermediate DC-links, which are
typically supplied by a three-phase system with active B6 or passive B12
rectifiers. A possible alternative is the B6 diode bridge in combination
with an active power filter (APF). Due to the parallel arrangement, the
APF offers a higher power density and is able to compensate for harmon-
ics from several devices. The use of the diode bridge rectifier alone is not
permitted due to the highly distorted phase current.
The following investigations are dealing with the development of an ac-
tive power filter for a three-phase supply with variable frequency from
360 to 800 Hz. All relevant components such as inductors, EMC-filters,
power modules and DC-link capacitor are designed. A particular focus is
put on the customized power module with SiC-MOSFETs and SiC-diodes,
which is characterized electrically and thermally. The maximum supply
frequency slope has a value of 50 Hz/ms, which requires a high dynamic
and robustness on the control algorithm. Furthermore, the content of 5th
and 7th harmonics must be reduced to less than 2 %, which demands a
high accuracy. To cope with both requirements, a two-stage filter algo-
rithm is developed and implemented in two independent signal processors.
Simulations and laboratory experiments confirm the performance and ro-
bustness of the control algorithm.
This work comprehensively presents the design of aerospace rectifiers. The
results were published in conferences and patents.
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Kurzfassung
Hauptziele des sogenannten "More Electric Aircraft" (MEA) sind Effizienz-
erhöhung und Gewichtseinsparung. Ein Schwerpunkt hierbei ist die Nutzung
von elektrischen statt hydraulischen, pneumatischen und mechanischen
Systemen. Die notwendigen Leistungselektroniken haben DC-Zwischenkreise,
welche mittels aktiven B6 oder passiven B12 Gleichrichtern aus dem Dreiphasen-
netz gespeist werden. Eine mögliche Alternative ist die B6 Diodenbrücke
in Kombination mit einem aktiven Netzfilter, welcher aufgrund der par-
allelen Anordnung eine höhere Leistungsdichte aufweist und darüber hin-
aus mehrere Geräte gleichzeitig entstören kann. Die alleinige Nutzung
einer Diodenbrücke ist aufgrund des hohen Anteils von Stromharmonis-
chen nicht zulässig.
Diese Arbeit beschäftigt sich mit der Entwicklung eines aktiven Filters
für ein Dreiphasensystem mit variabler Frequenz von 360 bis 800 Hz.
Es werden alle relevanten Bauteile wie Induktivitäten, EMV-Filter, Leis-
tungsmodule und Zwischenkreiskondensator ausgelegt. Besonderes Augen-
merk liegt auf dem kundenspezifischen Modul mit SiC-Dioden und SiC-
MOSFETs, welches vollständig elektrisch und thermisch charakterisiert
wird. Die Änderung der Netzfrequenz beträgt bis zu 50 Hz/ms, was eine
hohe Dynamik und Robustheit von der Filterregelung verlangt. Weiterhin
ist im statischen Fall eine hohe Genauigkeit gefordert, da die 5. und 7. Har-
monische auf unter 2% geregelt werden müssen. Um beiden Anforderungen
gerecht zu werden, wird ein zweistufiger Regelungsalgorithmus entwickelt
der auf zwei digitalen Signalprozessoren implementiert wird. Simulationen
und Labormessungen bestätigen die Robustheit des Regelungskonzeptes.
Diese Arbeit stellt umfassend die Entwicklung von Luftfahrtgleichrichtern
dar. Die Ergebnisse wurden in Konferenzen und Patenten veröffentlicht.
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vds drain-source voltage of a MOSFET V
vf forward voltage drop of a diode V
vnet output phase voltage of three-phase supply (before Lnet) V
vnet,LL phase-to-phase voltage of vnet V
vphase phase voltage after Lnet V
vpp peak-to-peak DC-link voltage ripple V
Va RMS value of va V
Vce0 IGBT forward voltage for approximation of conduction charac-
teristic V
VcV C start voltage capacitance model V
Vdc RMS value of vdc V
Vdc,af RMS value of vdc,af V
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V¯Dr,sw mean blocking voltage for calculation of Err power loss of diode
Dr V
VDS,rated rated blocking voltage of power semiconductor V
Vf0 diode forward voltage for approximation of conduction charac-
teristic V
VGS,rated rated gate voltage of power semiconductor V
VN1 RMS voltage at ATRU coil N1 V
VN2 RMS voltage at ATRU coil N2 V
Vˆnet amplitude of vnet V
Vnet RMS value of vnet V
Vphase RMS value of vphase V
Vref reference voltage for APF DC-link voltage control V
Vref2 Vref filtered by low-pass filter T1VC
z11 first element of impedance matrix Ω
z12 second element of impedance matrix Ω
z21 third element of impedance matrix Ω
z22 fourth element of impedance matrix Ω
z11,ATRU z11 impedance of ATRU Ω
zsc left hand input impedance of transfer matrix at shorted right
hand input Ω
zsc,ATRU zsc impedance of ATRU Ω
ZB6U CM impedance matrix of rectifier Ω
Zcab CM impedance matrix of motor cable Ω
Zinv1 CM impedance matrix of duplex load inverter Ω
Zinv2 CM impedance matrix of APFC or APF inverter Ω
Zipt CM impedance matrix of interphase reactor Ω
Zmot CM impedance matrix of motor Ω
Ztr CM impedance matrix of transformer Ω
ωnet angular frequency of three-phase supply voltage rad s-1
ω angular frequency rad s-1
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1 Introduction
When the aircraft A320 was finished in 1987, Airbus lead the civil aviation
into a new era. For the first time, hydraulic valves for the primary flight
control were not controlled through bowden cables, but using electrical
servo valves [1]. This technique is called "fly-by-wire", since there is no
mechanical link between pilot and valves anymore. With that, the first
obstacle for the step-by-step electrification was removed, which in long-
term is supposed to replace all hydraulic and pneumatical systems. This
trend is confirmed impressively by the significant rise of installed electrical
power in current aircrafts (fig. 1.1). The predominant intention of this de-
velopment is the reduction of the overall fuel consumption by lower weight.
Taking a constant payload as given, the economic feasibility of an airplane
increases with decreasing aircraft weight. Especially in times of rising fuel
costs and fierce competition between both airlines and aircraft manufac-
turers, the significance of economic efficiency becomes considerable.
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Figure 1.1: Power level increase with time (data taken from [2].)
Weight and fuel reduction are not the only reasons for the increasing num-
ber of electrical systems. Other issues are safety and flight comfort, where
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the fly-by-wire technology offers further advantages. A cooperation be-
tween pilot and airborne computer is not possible in purely mechanical
aircrafts. In case of a pilot failure, the computer cannot intervene and
hence there is a risk of a crash. Due to the lack of mechanical rods and
steel ropes of the fly-by-wire technique, the computer can influence the
pilot’s commands during critical flight conditions. Furthermore, the pilot
can concentrate on the main manoeuvre in flight, while the computer takes
care of the fine-tuning adjustment.
The fly-by-wire technique in the A320 alone is not able to arouse a signif-
icant weight reduction. Actually, the hydraulic and pneumatical systems
with their long network of pipes (fig. 1.2) have the main potential. The
Airbus A380 is the first aircraft, where the so-called power-by-wire tech-
nique is implemented. One of the three hydraulic pipe systems is substi-
tuted by two independent electro-hydrostatic actuators (EHAs). An EHA
is an actuator, which generates the required hydraulic pressure itself us-
ing an electrical pump. The primary and secondary flight actuators are
still driven by hydraulic pressure, since hydraulic systems offer the high-
est power density. With this configuration the A380 is still able to safely
continue a flight even if both central hydraulic systems fail [1]. Other ad-
vantages of using wires instead of pipes are safety issues and lower main-
tenance costs. Hydraulic pipes with highly pressurized oil have leakages
and are dangerous for humans in case of a failure. Future aircrafts will
have no hydraulic pipe system anymore (fig. 1.3).
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in future aircrafts [3].
Energy savings are not only achieved by weight reduction, but also through
intelligent control of electric actuators. The research project Power Op-
timised Aircraft (POA) ([3], [4], [5]), coordinated by Liebherr Aerospace
in Lindenberg, evaluates the energy saving potential of different measures.
In the frame of this project, the anti-icing system, which conducts hot
bleed air to the wing through a network of pipes, is investigated in de-
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tail. This process cannot be controlled, but only switched on and off. The
application of electrical heating pads instead of bleed-air saves a lot of
energy. They are switched on automatically and the output power can be
controlled continuously between 0 and 100 %. Furthermore the network
of pipes is no longer necessary, which reduces the overall weight.
The POA project showed that the application of electrical systems re-
sults in higher efficiency and hence lower fuel consumption. The follow-up
project More Open Electrical Technologies (MOET) moves a further step
and develops concrete concepts and prototypes [6], [7]). One example is
the electrical environmental control system (E-ECS), which is no longer
driven by bleed-air but by an electrical motor [8]. The environmental con-
trol system (ECS) regulates temperature and pressure in the cabin and is
one of the biggest electrical consumers with power ratings of up to 70 kW.
The first E-ECS in a commercial aircraft is integrated in the B787 from
Boeing [9]. Currently, the B787 is the aircraft with the maximum ex-
pression of the More Electric Aircraft (MEA) concept, since all bleed are
substituted by electrical systems except the anti-icing of the engine inlets.
In airplanes, the electrical architecture for power applications consists of
a three-phase system with 115 or 230 VRMS phase voltage with a variable
frequency of 360 to 800 Hz. The frequency variation is caused be the gen-
erator, which is directly linked to the turbine. The turbine rotation speed
is higher during take off than in the cruising altitude. All power electronic
devices need a high voltage direct current (HVDC) rail, which is supplied
by the three-phase system. Conventionally, the rectification of the three-
phase system is performed with autotransformer rectifier units (ATRU)
and active power factor correction units (APFC). Since the rectifier has
the second largest portion of weight after the housing, it is worth taking a
closer look to this component. This thesis investigates the active power fil-
ter (APF) as alternative to the autotransformer rectifier unit (ATRU) and
the active power factor correction (APFC). The APF compensates for the
5th and 7th harmonics only. Due to the parallel arrangement with respect
to the main power flow, the APF does not conduct the entire phase cur-
rent. Hence, weight and volume are lower compared to ATRU and APFC.
Furthermore, one APF can be used to compensate for the harmonics of
several power electronic devices.
This thesis starts with a brief description of environmental conditions,
which are important for the APF design. The next chapter evaluates the
conventional rectifier topologies, which are commonly used in aircrafts.
Chapter four deals with reliability and lifetime of power modules with
respect to the environmental conditions of aerospace applications. The
detailed design of the active power filter with semiconductor power loss
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calculation and EMC issues is treated in chapter 5. The following chapter
describes the control algorithm, the Simulink model and simulation results.
The validation of the APF design and control algorithm is performed with
a laboratory prototype and summarized in chapter 7.
26
2 Aerospace specific requirements
2.1 Technical data of power supply
The supply characteristics for the development of this active power filter
are described in aerospace standards ABD0100 1.8 and DO160 ([10] and
[11]). A summary of important parameters can be found in tab. 2.1.
The typical supply in aircrafts is a three-phase sinusoidal voltage with
nominal value of 230 Vrms (phase to neutral). The voltage varies from
216 to 236 Vrms in steady-state and can reach up to 360 Vrms in transient
conditions. The source inductance Lnet of cabling and generator is defined
by
Lnet =
3 · 0.04
2pifnet
· V
2
net
Pnom
(2.1)
with supply frequency fnet, RMS phase voltage Vnet and nominal output
power of the power electronic device Pnom [10]. The supply frequency
is variable between 360 and 800 Hz, with slopes of up to 50 Hz/ms and
400 Hz/s. During transient operations, the compliance with the current
harmonics in tab. 2.3 is not required. However, the power electronic
devices must be transparent and continue operation without damage or
errors.
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item value reference
inductance of supply refer to eq. 2.1 [10] 2.4.2.1.6.2.2
steady state input
phase voltage Vnet
216 to 236 Vrms [11] 16.5.1.1.a
voltage distortion 10 % [11] 16.5.1.8.2.
voltage asymmetry A:238 V, B: 241 V, C: 244 V [11] 16.5.1.1.a
transient input phase
voltage
360 Vrms for 100 ms
296 Vrms for 1 s
[11] 16.5.1.1.a
steady state supply
frequency fnet
360 to 800 Hz [11] 16.5.1.1.a
frequency transients 400 to 440 Hz in 1 ms
400 to 350 Hz in 1 ms
[11] 16.5.1.5.2
frequency variation +120 Hz/s from 360 to
800 Hz
-400 Hz/s from 800 to
360 Hz
[11] 16.5.2.3.3
momentary power
interruptions
0 to 200 ms [11] 16.5.1.4
inrush current
limitation
9 times Iphase up to 3 ms
4 times Iphase up to 500 ms
2 times Iphase up to 2 s
[11] 16.5.1.4
Table 2.1: Data of three-phase power supply. Iphase is the RMS phase
current after Lnet.
2.2 Current harmonics and EMC
The emission of conducted and radiated disturbances by power electronic
devices is divided in three frequency ranges (tab. 2.2). The first range with
the current harmonics in input phases are summarized in tab. 2.3. The
limits are designed in such way that an application of 12-pulse rectifier is
possible (fig. 2.1). The use of 6-pulse rectifiers is not possible, due to the
given limits of 5th and 7th harmonics (refer to chapter 3.1). Tab. 2.3 defines
the harmonics up to the order of 40, which corresponds to 32 kHz consider-
ing the maximum supply frequency of 800 Hz. Between the 40th harmonic
and 150 kHz, the current harmonics are not defined. The second range up
to 100 MHz are the conducted emissions (CE), which are measured by a
current transducer. The limits (fig. 2.2) are valid for common-mode (CM)
and differential-mode (DM) currents. The last frequency range are the
radiated emissions (RE), fig. 2.3), which are measured by an antenna.
28
2.2 Current harmonics and EMC
frequency range requirement reference
0 to 150 kHz current harmonics tab. 2.3
150 kHz to 100 MHz conducted emission (CE) fig. 2.2
100 MHz to 6 GHz radiated emission (RE) fig. 2.3
Table 2.2: Definition of frequency ranges for conducted and radiated
disturbances emitted by an electronic device.
number of harmonic limit related to Iˆ1
odd harmonics 3, 5, 7 Iˆ3 = Iˆ5 = Iˆ7 = 0,02Iˆ1
odd triple harmonics k = 9, 15, 21, ..., 39 Iˆk = 0,1 Iˆ1k
odd non triple harmonic 11 Iˆ11 = 0,1Iˆ1
odd non triple harmonic 13 Iˆ13 = 0,08Iˆ1
odd non triple harmonics 17 and 19 Iˆ17 = Iˆ19 = 0,04Iˆ1
odd non triple harmonics 23 and 25 Iˆ23 = Iˆ25 = 0,03Iˆ1
odd non triple harmonics k = 29, 31, 35, 37 Iˆk = 0,3 Iˆ1k
even harmonics 2 and 4 Iˆ2 = Iˆ4 = 0,01 Iˆ1k
even harmonics > 4 (k = 6, 8, 10, ..., 40) Iˆk = 0,0025Iˆ1
Table 2.3: Allowed limits of harmonics in input phases currents (defined
in [11] table 16-5). Iˆ1 is the amplitude of the fundamental current.
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Figure 2.1: Spectrum of 12-pulse rectifier and allowed levels of tab. 2.3.
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2.3 DC-link voltage ripple
The DC-link voltage ripple vs. frequency (fig. 2.4) is defined in the stan-
dard MIL-STD-704 F[12]. All rectifiers must comply with these limits.
The corresponding data is summarized in tab. 2.4.
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Figure 2.4: Allowed DC-link volt-
age ripple vs. frequency.
f
[kHz]
Adc
[dBVrms]
vPP
[V]
0,1 6 5,64
1 16 17,8
5 16 17,8
50 -4 1,78
70 -9,8 0,91
150 -23 0,20
Table 2.4: Data to fig. 2.4.
The conversion from the amplitude in dBVrms (Adc) to peak-to-peak ripple
voltage in V (vpp) is done using
vpp = 2
√
2 · 10Adc20 . (2.2)
The intermediate value at 70 kHz is calculated through
Adc(70kHz) =
−19 log 70kHz50kHz
log 3 − 4dBVrms ≈ −9.8dBVrms. (2.3)
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2.4 Load characteristic
This value is necessary for the design of the DC-link capacitance in chapter
3.3.
2.4 Load characteristic
The dynamic requirements for rectifiers in power electronic devices are
not only defined by the supply. The load characteristic is an important
factor, too, since the input phase currents are directly linked to the output
power. All motor and load parameters can be found in [13]. The load
is a compressor driven by a high-speed permanent magnet motor with
a nominal rotation speed of 68000 min-1. The load torque has a cubic
characteristic. During start-up, motor current and torque are limited to
140 % of their steady-state values. Fig. 2.5 shows the motor and load
torque, which have the same value in steady-state condition (friction is
neglected in this calculation). The rotation speed and electrical power is
depicted in fig. 2.6. The motor needs about 1 s until reaching the nominal
rotation speed. This is not critical for a rectifier.
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Figure 2.6: Rotation speed and
electrical power during motor
start-up.
The more challenging situation for a rectifier is a hard load dump. In
case of a fault, the PWM signals of the motor inverter are interrupted
immediately. If the rectifier is an APFC, the DC-link voltage increases due
to the response time of the rectifier. If the rectifier is a diode bridge with
APF, the APF DC-link increases. In both cases, the rectifier must react or
switch off fast enough to avoid damages caused by too high voltages. Using
an ATRU, the load dump is not critical, since there is only the remaining
energy in rectifier inductances. Compared to the energy content in the
DC-link capacitor, this energy is negligible.
31
2 Aerospace specific requirements
2.5 Mission Profile
For the lifetime estimation in chapter 4.2, the characteristics of coolant
temperatures [11] and E-ECS output power during one flight cycle is nec-
essary (fig. 2.7). The E-ECS requires nominal power of 46 kW for cooling
down the airplane on hot days. Once the cruising altitude is reached, the
E-ECS requires maximum 30 kW for heating and pressurizing. Since the
coolant is cooled by ambient air, the coolant temperature on ground is
dependent on the climate, in which the airplane is operating. At cruising
altitude, the coolant temperature is -9 °C, independent of the climate. The
coolant is a water-glycol mixture and thus can be used at temperatures
lower than 0 °C. The number of flights per day and over lifetime are de-
picted in tab. 2.5 [13].
The temperatures in fig. 2.7 are statistical values and valid for normal
operation without failures and exceptions. They can be used for lifetime
estimation only. In real applications, there are cases such as loss of cooling
or extra hot day, which must be survived by the power electronic device.
Hence, the relevant temperatures for the thermal design of electronic com-
ponents are different (tab. 2.6).
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Figure 2.7: Characteristics of coolant temperatures and E-ECS output
power during one flight cycle.
mission profile one flight fig. 2.7
flights per day 4
operating days per year [d] 360
lifetime of airplane [y] 25
total flights 36000
Table 2.5: Number of flight cycles.
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2.6 Minimum and maximum temperatures
2.6 Minimum and maximum temperatures
The minimum ambient operating temperature is -40 °C ([11] table 4-3).
This case occurs during a system start-up in polar regions. Another pos-
sible case is the start of the redundant system during flight at cruising al-
titude. If one PE fails, the second has to take over the function. Since the
redundant system was not in duty until this time, the internal temperature
can reach a minimum of -40 °C. The maximum ambient temperature inside
the airplane according to [11] table 4-3 is 70 °C. This occurs at airports
in hot countries. The E-ECS is cooled via a cooling plate. Considering an
extra hot day with ambient air temperature outside the airplane of maxi-
mum 50 °C and a necessary ∆ϑ between and air and coolant, the cooling
plate surface reaches maximum 89 °C [13]. This is derived from a thermal
FEM simulation. That is why the ambient temperature inside the PE is
above 89 °C, which requires components with TJ rating of at least 105 °C.
min. ambient temperature in aircraft [°C] -40
max. ambient temperature in aircraft [°C] 70
max. ambient temperature outside aircraft [°C] 50
max. cooling plate surface temperature [°C] 89
Table 2.6: Summary of important temperatures.
2.7 Restrictions on electrical components
Electrolytic capacitors:
In principle, the application of aluminium electrolytic capacitors in air-
planes is allowed. However, an internal quality assurance instruction pro-
hibits the application of aluminium electrolytic capacitors due to their
short lifetime. They are substituted by tantalum capacitors for voltage sta-
bilizing or energy storage applications, e.g. in power supply units (PSUs).
However, tantalum capacitors are susceptible to peak currents, voltage
spikes and are quite expensive. That is why the application of tantalum
capacitors should be avoided whenever it is possible. An alternative for
tantalum capacitors are ceramic capacitors, which are however more sus-
ceptible to mechanical vibrations and shocks.
In the DC-link of high voltage PSUs or inverters, foil capacitors are used.
Foil capacitors can handle higher ripple currents due to their significantly
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lower parasitic resistances. Hence, the required capacitance is lower, which
partly compensates for the disadvantage of significantly lower specific ca-
pacitance (µF/cm3) compared to electrolytic capacitors.
Optical components:
Optical components such as photo diodes, photo transistors, digital and
analogue optocouplers, may be used in aircrafts. However, taking into
account the mean time between failures (MTBF), which is derived from
[14], optical components should be avoided. One example: a standard
small signal NPN transistor at mean junction temperature of 85 °C has a
failure rate of about 17 FIT (1 FIT = 1 failure in 109 hours). A photo
transistor in the same application has 872 FIT, which is 52 times higher.
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3 Rectifier topologies in aviation
3.1 Overview
Tab. 3.1 qualitatively compares the state-of-the-art rectifiers in aircrafts
and the APF with each other. The topologies are evaluated from very
good (++) to very bad (--). The diode bridge rectifier (B6U, fig. 3.1)
B6U ATRU APFC APF
power quality -- + ++ o
weight ++ -- - o
reliability ++ + -- -
cost ++ o - --
efficiency ++ + - o
flexibility -- -- -- ++
Table 3.1: Qualitatively comparison of different rectifier topologies.
offers the best weight, reliability, cost and efficiency, since only six diodes
are used. However, the power quality (current distortion and power factor)
is the lowest. The typical phase current of a B6U is depicted in fig. 3.2
and the corresponding spectrum in fig. 3.3. The 5th and 7th harmonics
significantly exceed the allowed level of 2 %. Hence, this topology cannot
be used in aerospace applications. The APF has the highest cost due to
net simulation
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Figure 3.1: Power electronic system with diode bridge rectifier.
the required high performance of digital control but has a lower weight
than ATRU and APFC. Furthermore, the APF is the most flexible topol-
ogy, i.e. the APF can suppress the harmonics of several loads and can
be installed retrospectively. This is required at retrofit programs, where
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existing airplanes are updated with new hardware components.
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bridge rectifier
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Figure 3.3: FFT analysis of recti-
fier current.
A possible topology with one APF and several loads is depicted in fig.
3.4. The whole network is divided into subnets while an active power
filter maintains the power quality at the connection point to the main bus.
generator
main bus 230Vac
(phase-neutral)
actuator
electro hydrostatic actuator 1
(EHA 1)
EHA 3
EHA 2
EHA 4
active power
filter
electrical system on e.g. one wing
Figure 3.4: Possible subnet config-
uration with APF ensuring power
quality at the connection point to
the main bus.
Conventionally, every power elec-
tronic device at a three-phase sup-
ply requires an APFC or ATRU to
be compliant with the current har-
monic limits. However, the topol-
ogy in fig. 3.4 allows the use of
simple diode bridge rectifiers in all
power electronic devices within the
subnet. This increases reliability
and power density while reducing
costs. Since most actuators in a
wing are not driven permanently
and not simultaneously, the power
rating of the single active power
filter is significantly smaller than
the total power rating of the whole
subnet. Thus, the total weight
of the subnet is lower, too, than
applying a conventional rectifier
stage in every power electronic de-
vice.
A further possibility is the use of one APF with two redundant systems
as shown in fig. 3.5. Only one APF is necessary, since only one E-ECS is
active.
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E-ECS 1
generator
main bus 230Vac
(phase-neutral)
active power
filter
E-ECS 2
M1 M2
Figure 3.5: Usage of one APF with two redundant E-ECS systems.
In the following two chapters, the ATRU and APFC topologies are in-
vestigated in detail. The weight of all subcomponents is determined and
summarized in tab. 3.2 and tab. 3.4. The summary of the APF weight can
be found in tab. 7.4. For easy weight comparison of the three topologies,
all weight values are normalized to the total ATRU weight.
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3.2 12-pulse rectifier with autotransformer
3.2.1 Introduction
An ATRU consists of a 12-pulse autotransformer, two rectifiers and two
interphase transformers (fig. 3.6). Employing an autotransformer instead
of a conventional isolated one significantly reduces weight and volume
([15],[16]). For this reason only autotransformers are used in aerospace
applications. The transformer generates two three-phase systems with a
phase shift of 30°, which are rectified with standard diode rectifiers. The
two DC-voltages with 6-pulse ripples are switched in parallel using two
interphase transformers. The resulting DC-voltage at the main DC-link
has a 12-pulse ripple.
N
net simulation
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duplex inverter and motor
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Lnet
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Figure 3.6: Overview ATRU with grid, source inductance, DC-link, du-
plex inverter and motor.
3.2.2 Design of transformer
Coils N1 and N2 create two phase shifted voltages with amplitudes Vˆa1 and
Vˆa2 together with input phase voltage amplitude Vˆa (fig. 3.7). To achieve
the 30° requirement, following relation must be fulfilled:
VˆN1
Vˆa
= VˆN2
Vˆa
= tan 15° (3.1)
with voltage amplitude VˆN1 at winding N1 and voltage amplitude VˆN2 at
winding N2. Since N1 and N2 are magnetically coupled with N3, their
number of windings are depending on n3:
n1
n3
= n2
n3
= tan 15°√
3
(3.2)
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Figure 3.7: Voltage
vectors resulting
from N1 and N2.
with number of windings n1 to n3. To calculate
n3 the main transformer equation is used:
n3 =
√
2
√
3Va
2pifnetBsatAc
(3.3)
with supply frequency fnet, RMS phase voltage
Va, cross section of magnetic core Ac and satura-
tion flux Bsat = 1,6T considering a typical silicon
iron (SiFe) core.
The RMS value of DC-link voltage can be approx-
imated to
Vdc ≈ 2,42Va (3.4)
[16]. In [15], an estimation of the RMS currents through coils N1, N2 and
N3 is given:
IN1 = IN2 ≈ 0,4082Iload (3.5)
IN3 ≈ 0,0447Iload (3.6)
where
Iload =
Pload
Vdc
(3.7)
with RMS DC-link voltage Vdc and load power Pload. With this informa-
tion, the iterative transformer design can be started. A spreadsheet (fig.
3.8) calculates necessary windings and the filling factor of the bobbin, tak-
ing into account the chosen wire configuration. Too little space on the
bobbin requires the next bigger iron core.
3.2.3 Design of interphase transformers
In contrast to a conventional 12-pulse rectifier, the ATRU requires two
interphase transformers (IPTs) instead of one due to the galvanically cou-
pled three-phase systems. The design of the IPTs is not as straightforward
as the transformer design. In [15], the necessary inductance Lipt is esti-
mated through
Lipt = 0,1
V 2a
fkiptPload
(3.8)
where kipt is the peak current seen by the interphase transformer related
to the load current Iload. A reasonable range for starting first simulations
is a kipt of about 40 to 50%. Since the 5th harmonic mainly depends on
the inductance of the interphase transformer, real measurements are im-
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Kerndaten: S3U 48b Spulenkörper: UI 48b
a 80,8 mm z1 22 mm
3-phase, all coils identical b 83,9 mm z2 22 mm
d 25,5 mm b1 16,7 mm
Global data: e 15,8 mm b2 31,0 mm
f 360 Hz f 16 mm h1 26,1 mm
BMAX,SOLL 1,6 T g 50,5 mm h2 44,9 mm
BMAX,IST 1,29 T Pload [W] Uphase [V] Iload [A] r 2 mm k 9,4 mm
JMAX,SOLL 8 A/[mm²] 7895 115 28,36 s 0,4 mm l1 45,5 mm
Gesamtwickelfüllfaktor 173,66 % L_FE 29,1 cm l2 47,4 mm
Total mass 1,88 kg φSOLL φIST A_FE 3,47 cm² l3 49,5 mm
Total volume 477,39 cm³ 15,00 14,95 m_FE 0,776 kg l4 53,5 mm
Kerntyp S3U n1 1,0 mm
Bestellnummer 54030 n2 0,0 mm
Primär Wickelraumlänge 45,5 mm
Wicklung 1 Wicklung 2 Wicklung 3 Wicklung 4 Wicklung 5 Wickelraumhöhe 6,15 mm
URMS [V] (line-line) 199 30,81 30,81 Constants Windungshöhe 28,1 mm
IRMS [A] 1,27 11,57 11,57 μ0 1,26E-06 Vs/Am Windungsbreite 18,7 mm
Windings calculated 224,31 34,69 34,69 ρCU 1,72E-08 Ωm-1 Kammern 1
Windings chosen 279 43 43 cCu 385 J/kg/K Art.-Nr. 151800
Platzverbrauch 35% 69% 69% Copper 8930 kg/m³
Copper length [m] 28,04 10,71 13,01 SiFe 7200 kg/m³
Copper resistance [Ω] 2,462 0,059 0,071 Aluminium 2,7 g/cm³
Copper mass [g] 49 75 91 Araldit 1,8 g/cm³
Current density [A/mm²] 6,5 7,4 7,4 Stycast 2,45 g/cm³
PCU [W] 3,96 7,87 9,57
Winding technique Standard Standard Standard Standard
Mass [kg] 1,422 mass per coil [kg] 0,215
Wire data: R 0,50 R 1,00 R 1,00 R 0,335 R 0,335 Volume [cm³] 252 copper losses [W] 21,39
Width [mm] 0,54 1,07 1,07 0,37 0,37 duration [s] 30
Height [mm] 0,54 1,07 1,07 0,37 0,37 ΔT entire coil [K] 7,74
Cross section [mm²] 0,20 0,79 0,79 0,09 0,09 Length [mm] 111,80 ΔT hotspot [K] 8,14
Parallel wires 1 2 2 1 2 Width [mm] 83,90
Height [mm] 44,90
Winding data: Araldit 1,80 Length [mm] 115,80
Wires per layer calc. 83,3 41,7 41,7 Volume [cm³] 169,36 Width [mm] 87,90
Wires per layer real 83 41 41 Mass [kg] 0,305 Height [mm] 46,90
Number of layers calc. 3,36 1,05 1,05 Wall thickness [mm] 2,00
Number of layers real 4 2 2 Aluminium [g/cm³] 2,70
Ausnutzung letzte Lage 36% 5% 5% ID_AV [A] 4,73 Volume [cm³] 56,22
Außenradius 2,16 6,42 10,68 ID_RMS [A] 8,19 Mass [kg] 0,152
Coil temperature increase
Transformer design 3.10
Sekundär
Mass / volume transformer
Diode bridge current
Potting
Aluminium case (Becher)
Figure 3.8: Extract of spreadsheet for transformer design.
portant to ensure the compliance of the ATRU with the harmonic limits.
Another topic is the asymmetrical DC-current which results from small
voltage differences between the two generated three phase systems. Volt-
age differences can be caused by differences in stray inductances and ohmic
resistances between e.g. N1 and N2. The resulting DC voltages after the
rectifier show small differences and cause DC currents, which flow through
the interphase transformer. This has to be taken into account by choosing
a higher saturation limit.
40
3.2 12-pulse rectifier with autotransformer
3.2.4 Prototype and measurements
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Figure 3.9: Efficiency vs. out-
put power of the ATRU pro-
totype with a power rating
Pnom=15 kW (measurement).
Fig. 3.10 shows a measurement
of the three-phase currents of an
ATRU for aerospace application with
a continuous nominal output power
Pnom=15 kW. The corresponding har-
monics spectrum is depicted in fig.
3.11. The 5th and 7th harmonics are
significantly lower compared to the
diode rectifier spectrum in fig. 3.3.
The efficiency vs. normalized output
power is above 97 % over a wide range
(fig. 3.9). Beside robustness, this is
another important advantage with re-
spect to APFC and APF.
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Figure 3.10: Phase currents of the
ATRU prototype with a power
rating of 15 kW.
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Figure 3.11: Current harmonics of
phase current in fig. 3.10.
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3.2.5 Design of EMC filter
The duplex inverter for the motor drive (fig. 3.6) generates differential
and common-mode (CM) voltages at its output, which result in differential
and CM currents at the inverter input and output. Experience shows that
the differential currents are not critical, since the ATRU with interphase
transformers has a stray inductance. This forms a low-pass LC-filter of
high quality together with the DC-link capacitance. Furthermore, the
duplex structure significantly reduces the current ripple on the DC-link
due to the PWM phase shift between the two inverters [17]. That is why
only the CM topic is considered in detail in the following.
T1 T2 T4T3
Clisn3
3
lisnL
lisnR
3
Cy3 Zinv1Cy2
Lcm
2
1
2
1
ZB6U Zcab ZmotZ tr
vcm1
iptZ
2
1
2
1
Figure 3.12: Single-phase model for CM currents, derived from fig. 3.6.
For calculating the CM currents, a single-phase model derived from the
three-phase model in fig. 3.6 is necessary (fig. 3.12). From the view of a
CM current, the relevant impedance is located between the three short-
circuited phases to case ground. Hence, capacitances between phase and
case have to multiplied by three, inductances and resistances have to be
divided by three and complex impedances to case (e.g. power modules)
are switched in parallel. Since all impedances are valid only for one com-
ponent, a factor of 12 is necessary to take into account two rectifiers ZB6U,
two interphase transformers ZIPT and two power modules Zinv1. Compo-
nents at the three-phase system are multiplied by 13 (Llisn, Rlisn) or by
3 (Clisn, Cy). The duplex motor inverter consists of two so-called "six-
packs", i.e. one module contains a complete inverter with six IGBTs and
six free-wheeling diodes. For the calculation, the duplex inverter is trans-
formed into a single inverter by summarizing the two output CM voltages
to vcm1. The CM impedances of output cables and motor (Zcab and Zmot)
are measured by an impedance analyzer. The cable is purely capacitive
in the relevant range up to 10 MHz. The measurement is performed with
three cables in parallel. Due to the duplex inverter, there are two three-
phase systems between inverter and motor. Therefore, cable and inverter
impedances are multiplied with 12 in fig. 5.41. The motor impedance is
measured with all six motor phases in parallel. Hence, factor 12 is not
necessary. The motor impedance is quite complex and cannot be modelled
easily by a passive network. That is why only the dominant capacitance
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is extracted.
To handle the complex single-phase model, several submodels with each a
simple mathematical description as four-element matrix are defined (quadripole
approach [18]). Each matrix T is defined by input and output currents and
voltages according to fig. 3.13 and the following equation:[
v1
i1
]
=
[
T
] [
v2
i2
]
=
[
t11 t12
t21 t22
][
v2
i2
]
(3.9)
If the mathematical description of a submodel is not known, a measure-
ment can be performed as shown in fig. 3.18 and fig. 3.20.
The parameters in matrix T are derived from the corresponding impedance
matrix Z:
T =
[
t11 t12
t21 t22
]
= f(Z) =
[
z11
z21
z11
z22
z21
− z21
1
z21
z22
z21
]
(3.10)
Z is a four element matrix and defined by
Z =
[
z11 z12
z21 z22
]
. (3.11)
The parameters of Z are:
• z11: left hand input impedance, right hand input open (fig. 3.15)
• z22: right hand input impedance, left hand input open (fig. 3.16)
• zsc: left hand input impedance, right hand input shorted (fig. 3.14)
• z12: impedance derived from
z12 =
√
z22(z11 − zsc) (3.12)
• z21: equals z12 for all passive systems
T 2v1v
i1 2i
Figure 3.13: Input and output def-
inition of one transfer matrix.
Tsc
z
Figure 3.14: zsc is defined as input
impedance of left side with short
circuited right side.
z11, z22 and zsc can be developed analytically if the system is known. This
is demonstrated in the following example for T2 (input filter):
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T
z
11
Figure 3.15: z11 is defined as in-
put impedance of left side leaving
open the right side.
T
z
22
Figure 3.16: z22 is defined as in-
put impedance of right side leav-
ing open the left side.
Left hand input impedance z11 (right hand side open):
z11 = jωLcm +
1
3jωCy
(3.13)
Right hand input impedance z22 (left hand side open):
z22 =
1
3jωCy
(3.14)
T
T Z2,22
1
2
Z1,11
Figure 3.17: Handling of se-
rially connected transfer ma-
trices.
Left hand input impedance zsc with
shorted right hand input:
zsc = jωLcm (3.15)
z12, z21 and T are calculated using the
presented formulas. Several matrices,
which are connected consecutively, can
be summarized by multiplication:
Tsum = T1T2T3...Tn (3.16)
Serially connected transfer functions with one open input can be treated
as two single impedances (fig. 3.17).
If the system is not known, the impedances z11, z22 and zsc can be derived
from measurements. An example is shown in fig. 3.18 for z11 of the
transformer and fig. 3.20 for zsc. Both measurements can be approximated
by simple passive networks (fig. 3.19 and fig. 3.21). In many cases, z22
is nearly identical to z11 and thus only two measurements need to be
analysed.
For calculation of CM current, the CM voltage generated by the duplex
inverter is necessary. This is generated by a Matlab calculation consid-
ering ideal switches, constant DC-link voltage of 540 V, standard PWM
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z11,ATRU
Figure 3.18: Schematic of z11 mea-
surement of transformer.
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Figure 3.19:Measured and approx-
imated z11 of transformer.
zsc,ATRU
Figure 3.20: Schematic of zsc mea-
surement at transformer.
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Figure 3.21:Measured and approx-
imated zsc of transformer.
(subharmonic method) and motor working point at full power. The CM
voltage is depicted in fig. 3.22 (time domain) and fig. 3.23 (frequency
domain). The capacitance Cy is set to the maximum possible value, which
is defined in chapter 5.5.2. The resulting CM currents with and without
input filter are shown in fig. 3.24. The calculation illustrates that only
one CM choke is necessary for compliance with the limit. In contrast,
the input filter of APFC and APF needs two CM chokes, as described in
chapter 3.3.4 and chapter 5.5.2.
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Figure 3.22: Calculated CM volt-
age of one inverter at output fre-
quency of 1 kHz.
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Figure 3.23: Spectrum of CM volt-
age in fig. 3.22.
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Figure 3.24: Calculated CM currents with (icm) and without input filter
(icm,woF ). The calculation is performed with CM voltage in fig. 3.23
and single-phase model in fig. 3.12.
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3.2.6 Evaluation of 12-pulse rectifier
The ATRU is a very robust and reliable rectifier due to the lack of ac-
tive electronic components. Only 12 diodes are necessary and optionally
a temperature sensor. Furthermore, the ATRU offers a high efficiency of
about 97,4 % at nominal output power. The main disadvantage is the high
weight, which, however, enables a temporary overload with a multiple of
the nominal power. Only the rectifiers must be adapted to withstand the
temporary overcurrent. Another disadvantage is the variable DC-link volt-
age, which changes linearly with the three-phase input voltage amplitudes.
transformer 0,53
interphase transformers 0,12
housing 0,07
potting 0,14
rectifier + PCBs 0,04
input filter 0,10
sum 1,00
Table 3.2: Weight distribution
of complete ATRU.
In terms of development, qualification
and production, the ATRU offers the
lowest costs compared to APFC and
APF. There is no control algorithm, no
emission of conducted or radiated dis-
tortions, no software and no compli-
cated stack of printed circuit boards
(PCBs). However, the transformer and
IPT isolation against case and the sub-
sequent potting is quite tricky due to the
high mechanical tolerances. Further-
more, the internal and external ATRU
cabling causes high work load during production, since all cables must be
protected and fixed to withstand the vibration level. Cabling in general
is a critical topic, since manufacturing errors can easily occur. Hence, the
definition and documentation of all ATRU cables must be done precisely.
The weight distribution of the ATRU is summarized in tab. 3.2. All com-
ponents are normalized to the total weight to simplify the weight compar-
ison with APFC and APF. The transformer has the biggest portion with
53 % of the total weight.
For all applications with short power pulses, e.g. primary and secondary
flight controllers, the ATRU is the favoured solution. Depending on the
pulse length, the ATRU weight is 50 to 80 % lower than the result in tab.
3.2 for the same output power. Only for continuous applications such as
the E-ECS, the alternative topologies APFC or APF could be considered.
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3.3 Active power factor correction
3.3.1 Introduction
The active power factor correction (APFC) can be implemented using dif-
ferent topologies. The full bridge B6C allows power flow in both directions.
Due to the prohibition of feeding back energy into the mains, this topology
is not suitable for aerospace application. Furthermore, reliability is lower
because a possible shoot-through of one phase-leg would short circuit the
DC-link. These two disadvantages can be avoided by employing the paral-
lel arranged six-switch rectifier (fig. 3.25) comprising bidirectional switches
(fig. 3.27), which are connected in triangle (∆) or star (Y) topology [19].
net simulation
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duplex inverter and motor
S
Lcm1 cm2L
Cx
Cy
Cdc
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Figure 3.25: Overview of APFC with parallel connected switches in tri-
angle topology. Bidirectional switch S is represented by a simple model.
Fig. 3.27 shows a possible switch configuration.
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Figure 3.26: Sector dependent op-
eration modes of the switches.
For the calculation of semiconduc-
tor power loss, a controller based
on [19] and [20] is considered. This
controller can be realized by ana-
logue circuits. The switching fre-
quency is set to 70 kHz, which
means that the second harmonic of
the ripple current has a frequency
of 140 kHz. As described in chap-
ter 2.2, the current harmonics are
not defined between the 40th har-
monic and 150 kHz and therefore
the second harmonic may have a
higher amplitude than using a switching frequency of e.g. 80 kHz.
The fundamental period is divided into six sectors with each 60°. Only two
switches are clocked in each sector. The third switch is not clocked, but
is either continuously on (Y-topology ) or off (∆-topology). The switch
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operation mode for the ∆-topology with respect to the sector is depicted
in fig. 3.26. In the sector, where e.g. line-to-line voltage vab has its zero
crossing, the corresponding switches Sab and Sba are continuously switched
off. This decreases conduction power losses. That is why the ∆-topology
is chosen for the further design process.
For the design of the 46 kW rectifier, the topology in fig. 3.25 with a
DC-link voltage Vdc=700 V is chosen. The modulation index [19] is
m =
√
3
√
2Vnet
Vdc
. (3.17)
The minimal value of the DC-link capacitance (eq. 3.20) is determined by
the maximum allowed voltage ripple amplitude at the switching frequency,
which is described in chapter 2.3. During the charging of boost inductors
Lb, the DC-link must supply the motor inverter by the energy
Eload =
mPload
fsw
(3.18)
with switching frequency fsw. The dependency between energy and peak-
to-peak DC-link voltage ripple vpp is
Eload =
1
2Cdc
[(
Vdc +
1
2vpp
)2 − (V 2dc − 12vpp)2] (3.19)
with load DC-link capacitance Cdc and DC-link voltage Vdc. Equating eq.
3.18 and eq. 3.19 and solving for Cdc leads to
Cdc =
Ploadm
vppVdcfsw
(3.20)
with vpp = 0,91V (tab. 2.4). Fig. 3.28 shows a phase current measurement
of an APFC for aerospace application with a continuous output power of
1,5 kW and short-time power rating of 17 kW. The transition between two
sectors can be seen in the phase current.
3.3.2 Power loss in semiconductor devices
The mean current I¯cond through IGBTs S1, S2 and diodes D1, D2 is
I¯cond = Iˆphase
( 1
2pi −
m
4
√
3
)
(3.21)
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Figure 3.27: Possible
configuration of switch
S in fig. 3.25
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Figure 3.28: Measurement of three-phase cur-
rents of an APFC at 17 kW.
[19], where Iˆphase is the amplitude of the input phase current. The RMS
current Icond through IGBTs S1, S2 and diodes D1, D2 is [19]
Icond = Iˆphase
√
1
6 −
√
3
8pi −
m
2
√
3pi
. (3.22)
The mean (I¯cond,Dr) and RMS (Icond,Dr) current through rectifier diode
Dr is [19]
I¯cond,Dr = Iˆphase
m
2
√
3
(3.23)
and
Icond,Dr = Iˆphase
√
m(5 + 2
√
3)
12pi . (3.24)
The mean current for the IGBT switching loss is derived from I¯cond:
I¯S1,2,sw =
I¯cond
1−m (3.25)
Since diodes D1 and D2 do not have a free-wheeling function, there is no
reverse recovery. Only the conduction loss has to be taken into account.
The free-wheeling path is closed by the rectifier diodes. Here, reverse
recovery is present. The blocking voltage of Dr changes between 12Vdc and
Vdc depending on the sector. On average, the blocking voltage has a value
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of 23Vdc, which is derived from the simulation result:
V¯Dr,sw =
2
3Vdc (3.26)
The mean current for the Err calculation I¯Dr,sw is estimated with formula
eq. 3.27. The derivation is described in the appendix (chapter A.1.1).
I¯Dr,sw =
Iˆphase
pi
( 1√
2
+ 110
)
(3.27)
The formulas for power loss calculation of switches and diodes is described
in chapter 5.4.3. Fig. 3.29 shows the normalized total losses of the ∆- and
Y-topology. It can be observed that the ∆-topology offers lower power loss
independent of the applied switching frequency.
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Figure 3.29: Comparison of semiconductor power loss between ∆- and
Y-topology.
For the power loss calculation, the NPT-IGBT module and SiC-MOSFET
module of chapter 5.4 are chosen. Their electrical parameters are summa-
rized in tab. 5.1. The power loss results are depicted in tab. 3.3, nor-
malized to the IGBT’s switching losses. The application of SiC-MOSFET
reduces the switching loss by 63 %, but increases the conduction loss by
33 %. The rectifier applies ultra fast 1200 V diodes. The reverse recovery
loss is dominant and therefore the application of SiC diodes could be rea-
sonable. However, SiC-diodes have a significantly higher forward voltage
drop and therefore several SiC-diode chips should be used in parallel.
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parameter IGBT
module
MOSFET
module
rectifier
module
Psw,S 1,00 0,20 -
Pcond,S 0,09 0,09 -
Psw,D - - 0,43
Pcond,D 0,05 0,13 0,10
Psum 1,14 0,43 0,53
Table 3.3: Overview of rectifier and switch losses.
3.3.3 Differential mode filter design
The switched voltage vboost is defined in fig. 3.25. The waveform in time
domain (fig. 3.30) and the resulting spectrum (fig. 3.31) are derived
by simulation and Matlab calculations. The resulting ripple current on
the input phases is dependent on the ripple filter. For the first design
step, the single-stage filter in fig. 3.32 is considered. Up to 150 kHz, the
source impedance is modelled by the inductance Lnet only. At frequencies
above 150 kHz, Lnet is replaced by a line impedance stabilization network
(LISN) as depicted in fig. 3.33. This method is a requirement of standard
DO160 ([11]). The total APFC weight is mainly determined by the boost
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Figure 3.30: vboost generated via
Matlab. The switching vectors
are derived from a simulation in
Simulink.
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Figure 3.31: Spectrum of vboost in
fig. 3.30.
inductors. Hence, these inductors should be as small as possible. As shown
in fig. 3.25, the source inductance is in series with the boost inductors.
The ripple current is dependent on the total impedance between APFC
and aerospace generator. To reduce the dependency on tolerances of the
source inductance in real aircrafts, the boost inductor should have at least
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Cx
xR
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bL
boostv
Figure 3.32: Equivalent
single-phase model of one-
stage ripple filter filter.
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Figure 3.33: Model of two-stage ripple.
twice the value of the source inductance (eq. 2.1) as first assumption:
Lb = 2Lnet (3.28)
Another approach to deriving a reasonable value for Lb is presented in [21].
Here, a trade-off between filter capacitance, damping losses, filter damping
and boost inductor value gives a similar result to the approach with twice
the source inductance.
For the calculation of required filter capacitance Cx and damping resistor
Rx, the transfer function of the single-stage ripple in fig. 3.32 filter is
necessary:
Gf =
sLnet(1 + sRxCx)
s(Lb + Lnet) + s2RxCx(Lb + Lnet) + s3LbLnetCx
(3.29)
The corresponding absolute damping function is
∣∣Df ∣∣ =
√√√√√√
(
CxRx(Lb + Lnet)
)2
ω4 +
(
Lb + Lnet − w2CxLbLnet
)2
ω2(
CxRxLnet
)2
ω4 + L2netω2
.
(3.30)
The resonant frequency of Gf is
fr1 =
1
2pi
√
LbLnet
Lb+LnetCx
. (3.31)
With the desired fr1, the necessary value of Cx can be calculated. On
the other hand, Cx and Lnet form another resonant circuit with a lower
resonant frequency
fr2 =
1
2pi
√
LnetCx
. (3.32)
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This resonant circuit is stimulated by voltage harmonics on the three-phase
voltage, which are generated by other loads. Hence, fr2 should be high
enough to avoid an interference with the low frequency voltage harmonics.
As shown in the spectrum of 12-pulse rectifier (fig. 3.11), the 25th current
harmonic still has an amplitude of about 1 % of the fundamental compo-
nent. If a device with ATRU and a device with APFC are connected on
one power bus in the aircraft, the resulting voltage harmonics will interfere
with the APFC ripple filter. That is why the minimum value of fr2 is set
to the 26th harmonic, which is 20.8 kHz at highest supply frequency of
800 Hz. The resulting maximum value for Cx is then
Cx,max =
1
Lnet
(
1
2pifr2
)2
≈ 1.05µF (3.33)
with fr2 = 20.8kHz. The subsequent minimum resonant frequency fr1
can be alternatively calculated to
fr1,min =
fr2√
Lb
Lb+Lnet
=
√
3
2fr2 ≈ 26.0kHz (3.34)
with Lb = 2Lnet. For the further calculations, Cx is set to 1 µF. The
damping resistor Rx is defined by limiting the amplitude ofGrf at resonant
frequency fr1 to 20 dB respectively damping Drf to -20 dB:
Rx =
√√√√√(Lb + Lnet − ω2r1CxLbLnet)2ω2r1 −D2rfL2netω2r1
ω4r1C
2
x
(
D2rfL
2
net − (Lb + Lnet)2
) ≈ 0.20Ω (3.35)
with ωr1 = 2pifr1 and Drf = −20dB. This formula is derived from eq.
3.30. The differential mode current with the single-stage model of fig. 3.32
is depicted in fig. 3.34. Between 150 and 500 kHz, the amplitudes are not
compliant with the limit. To achieve a steeper damping characteristic, a
two stage filter according to fig. 3.33 is chosen. The values of Lb and Cx
are divided by two. With this topology the range between 150 and 500 kHz
is compliant as shown in the resulting spectrum (fig. 3.35).
3.3.4 Common mode filter design
The equivalent common-mode (CM) filter model is depicted in fig. 3.36.
Two CM voltage sources are present - the boost stage of the active power
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Figure 3.34: Influence of single-
stage input filter (fig. 3.32) on rip-
ple current spectrum.
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Figure 3.35: Influence of two-stage
input filter (fig. 3.33) on ripple
current spectrum.
factor correction (vcm2) and the duplex inverter (vcm1). Both voltages
are calculated in Matlab. As discussed in chapter 3.2.5, the superposition
principle is applied to take into account two CM voltage sources. Power
module impedances Zinv1, Zinv2, rectifier module impedance ZB6U, cable
impedance Zcab and motor impedance Zmot are measured. An example
of power module CM impedance is shown in fig. 5.44 and fig. 5.45. The
APFC inverter stage consists of three power modules. They are sum-
marized in one impedance matrix. As shown in fig. 3.25, the inverter
is connected at the three-phase input only. There is no connection to
the DC-link and thus the APFC inverter is only modelled by the input
impedance z11,inv2 of impedance matrix Zinv2. A factor of 13 is necessary
to take into account the three existing boost modules. The duplex motor
inverter, cable and motor impedance is modelled as discussed in chapter
3.2.5. The influence of input filter (T2) and output common-mode chokes
Lcm3 are depicted in fig. 3.37.
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Figure 3.36: Equivalent model of fig. 3.25 for CM currents.
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(output CMCs are integrated in both cases).
3.3.5 Evaluation of the APFC
The APFC offers a constant DC-link voltage, which enables an optimized
motor with lower weight. A further advantage is the possibility of con-
trolling the APFC by analogue circuits, which significantly reduces the
qualification costs, since no software is necessary. However, the design and
optimization of the analogue circuit must take into account all continuous
and transient operations and must ensure stability over a wide temperature
range.
boost inductors 0.50
input and output filter 0.21
controller board and sensors 0.05
power modules and driver boards 0.05
ripple filter 0.04
sum 0.85
Table 3.4: Weight distribution of
complete APFC, normalized to the
total ATRU weight.
During APFC operation, the main
DC-link shows a switched CM
voltage against case-ground. This
means that the inverter stage, out-
put cables and motor are switched
with this CM voltage, too, which
results in large CM currents. To
reduce the current levels, a bigger
EMC filter is necessary or addi-
tional CMCs at the inverter output
have to be integrated as proposed
in this APFC design. The EMC topic is the main disadvantage of the
APFC.
The weight breakdown, normalized to the total ATRU weight, is summa-
rized in tab. 3.4. The boost inductors cause half of the total APFC weight.
In total, the APFC weight is 15 % lower compared to the ATRU.
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4.1 Statistical failures rates
A common methodology for estimating the FIT-rate of electronic compo-
nents in aerospace applications is described in standard MIL-HDBK-217F
[14]. The formula for power transistors takes into account constants (de-
rived from statistical data) and the mean junction temperature:
λ = λb · piA · piQ · piE · e1925
(
1
298− 1ϑm+273
)
· 10
−9
h
(4.1)
with basic failure rate λb, mean junction temperature ϑm, application fac-
tor piA, quality factor piQ and environmental factor piE . The number of
power cycles and the corresponding temperature variations are not consid-
ered. Furthermore, this standard is from 1991 and therefore the resulting
FIT-rates are too high and not applicable for current electronic devices.
Another technique for calculating FIT-rates is described in standard IEC
TR 62380 [22]. The formula for power transistors is
λ =
[
0.00275λB
(
n0.761 ∆ϑ0.681 + n0.762 ∆ϑ0.682 + n0.763 ∆ϑ0.683
)
+piSλ0
pit1τ1
τon + τoff
+ λEOS
]
· 10
−9
h
(4.2)
with
piS =
VGS,applied
VGS,rated
· VDS,applied
VDS,rated
(4.3)
and
pit1 = e
3480·
(
1
373− 1ϑj+273
)
. (4.4)
The variables and constants of eq. 4.2 are described in tab. 4.1. Constant
λEOS with a value of 40 FIT (1 FIT = 1 failure in 109 hours) has the main
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influence on the result. This constant represents an overstress factor for the
considered application. Power cycles and corresponding ∆ϑ are dependent
on the mission profile of the airplane and therefore equal for all electronic
components. Furthermore, the influence of gate and drain-source voltage
stress is negligibly small and power modules cannot be taken into account,
i.e. only discrete components can be considered.
parameter description
λ0 base failure rate of die (identical for all types of switches except
Gallium Arsenide switches)
ϑJ transistor junction temperature
τ1 annual working rate of the equipment
τon operating time ratio of transistor
τoff storage time ratio of transistor
n1 annual number of first daily switch-on
n2 annual number of switch-off between flights
n3 annual number non-working (aircraft on ground)
∆ϑ1,2,3 temperature variation during corresponding operation
λB base failure rate of transistor package
λEOS failure rate related to the electrical overstress in the considered
application
VGS,applied applied gate-source voltage
VGS,rated nominal gate-source voltage
VDS,applied applied drain-source voltage
VDS,rated nominal drain-source voltage
Table 4.1: Variables and constants used in eq. 4.2.
Both presented techniques for FIT-rate estimation are based on statistical
data. They do not consider the structure of power modules and their
typical failure modes. Therefore, this method is not appropriate. The
evaluation of power module reliability is done in the following using the
lifetime estimation, which is based on real experiments. The results are
published in [23], either.
4.2 Lifetime estimation
The lifetime of power modules is limited mainly by three failure mecha-
nisms:
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• bond wire lift-off, heel crack
• degradation / delamination of chip soldering
• degradation / delamination of system soldering (solder layer between
substrate and baseplate)
Bond and chip soldering failures are dependent on the number of cycles of
the junction temperature (∆ϑJ). To determine the robustness of a power
module, accelerated tests are performed in laboratory setups. The active
power cycling generates a defined ∆ϑJ by driving a current through the
collector-emitter path of an IGBT for a few seconds. This is repeated as
long as no failure occurs. The cycle time should be chosen according to
the real application. In [24], a calculation model based on power cycle
results is presented. The number of cycles to failure Nf is calculated using
a combination of Coffin-Manson law and Arrhenius equation:
Nf = A ·∆ϑαJ · e
Q
R·(ϑm+273) (4.5)
with junction temperature change ∆ϑJ , mean junction temperature ϑm,
A = 640, α = −5, activation energy Q = 0.8eV mol−1 and universal
gas constant R = 8.314Jmol−1K−1. Since Nf is only dependent on ϑJ
and ∆ϑJ , this model enables a simple and fast estimation of the expected
lifetime. However, this model was developed using a 300A / 1200V module
with one IGBT and, therefore, a transfer to other modules and type of
switches is limited. Furthermore, the module structure is not taken into
account.
A more detailed model for deriving Nf, taking into account the module’s
internal structure, is presented in [25]:
Nf = K ·∆ϑβ1J · e
β2
ϑJ,min+273 · tβ3on · Iβ4 · V β5 ·Dβ6 . (4.6)
with junction temperature change ∆ϑJ , junction temperature at cycle
start ϑJ,min, current per bond wire I, bond diameter D, blocking voltage
V (divided by 100 V), cycle ON-time ton (maximum 15 s), K = 9.3 · 1014
[26], β1 = −3.483, β2 = 1917, β3 = −0.438, β4 = −0.717, β5 = −0.751
and β6 = −0.564. This model - the CIPS 2008 model - is used for the
lifetime estimation in tab. 4.3
Delamination of substrate connections is caused by solder cracks, which
grow from the edge to the center of substrate. This effect is caused by
temperature changes of the entire module, e.g. during changes of coolant
temperature. Every temperature cycle increases the relative delamination
by a certain value. On average, the delamination growth is linear and can
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be expressed e.g. in 0.08 %/cycle for a Semitrans3 power module for a tem-
perature swing between -40 and 125°C [27]. The delamination increases
the thermal resistance between chip and baseplate, which results in higher
chip junction temperatures with subsequent thermal chip failure. The ro-
bustness of power modules is tested using passive temperature cycles in
temperature shock chambers or active heating with long power cycles. An-
other impact on the system solder layer is the temperature change under
the chips due to the locally limited heat flow. This effect is not depen-
dent on the coolant temperature, but dependent on the chip power loss,
which heats up the ceramic. Hence, the lifetime of system solder layer is
influenced by two effects: active ceramic heating and passive temperature
changes.
The estimation of cycles to failure caused by active ceramic heating and
passive temperature changes for a given ∆ϑCER (CER = ceramic) is cal-
culated using
Nf = Nf,test ·
(∆ϑCER
∆ϑtest
)−4.5
(4.7)
[28]. The parameters Nf,test and ∆ϑtest are provided by the module manu-
facturer or derived from experiments. Own experiments with several power
modules with copper and AlSiC baseplates showed that end-of-life (EOL)
is not reached after 1250 passive cycles from -55 to 125 °C. That is why
Nf,test is set to 1250 and ∆ϑtest to 180 K for the following calculations.
The definition of EOL is not standardized. However, several publications
recommend a thermal resistance change of +20 % or a VCE,sat change of
+5 % as failure criteria ([29], [27]).
Figure 4.1: Each layer in a power
module is modelled by a frustum
of pyramid with two resistors and
one capacitance.
chip solder copper
Figure 4.2: The single pyramid
models are arranged in series to
derive the overall Cauer thermal
model.
To derive the temperatures ϑJ and ϑCER at active operation of semicon-
ductors, the thermal resistance of each layer in a power module has to be
calculated. This approach is described in [30]. Each layer is modelled by
a 45° frustum pyramid (fig. 4.1), which means that the heat flow is spread
by 45°. The frustum pyramid is modelled by a Cauer model as depicted
in fig. 4.2. The top and bottom part of each pyramid has a Rth, which
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can be calculated using
Rth =
l
2λA (4.8)
with thermal conductivity λ, total layer thickness l and area A. The ther-
mal capacitance is caused by the volume of frustum pyramid and is derived
from
Cth = V s (4.9)
with total volume V and thermal capacity s. All relevant material parame-
ters can be found in tab. A.1. For example, the result of the SiC-MOSFET
is summarized in tab. 4.2. The calculated junction to grease resistance
Rth,JG (layers 1 to 8) has a value of 0,622KW , which is not far away from the
measurement in fig. 5.27 of 0.52KW . The junction to case resistance Rth,JC
with 0,275KW is lower than the specified value in the datasheet1 (0.43
K
W ).
This difference can be eliminated with a heat flow spreading of 23° instead
of 45°. However, the subsequent value for Rth,JG is then 1.26KW , which
is significantly above the measurement result. That is why the value for
Rth,JC is taken from the datasheet. For the calculation of active cycles, the
total thermal resistance Rth,tot between junction and cooling plate (CP)
is necessary:
Rth,tot = Rth,JC +Rth,G +Rth,CP (4.10)
with Rth,JC = 0,43KW , Rth,G = 0,347
K
W and Rth,CP = 0.082
K
W (for the
SiC-MOSFETs). The thermal resistance for the other components (diodes,
NPT-IGBT) are derived by the same approach. For the active ceramic
heating, the thermal resistance from ceramic to cooling plate is necessary.
Since the thermal resistance from chip to ceramic is negligibly small com-
pared to the total resistance, Rth,tot is used for the calculation of ceramic
temperature, too.
The mission profile with coolant temperature ϑcool(t) and required output
power of the E-ECS is described in chapter 2.5. The calculated semi-
conductor power loss Ploss can be found in chapter 5.4.3. The absolute
junction temperature ϑJ is then defined by
ϑJ(t) = ϑCER(t) = ϑcool(t) +Rth,totPloss(t) (4.11)
with Rth,tot according to eq. 4.10 and total chip power loss Ploss(t). The
ceramic temperature ϑCER(t) is equal to ϑJ(t), since the same thermal
resistance is used. The resulting ϑJ(t) for the three different coolant tem-
perature profiles are depicted in fig. 4.3. To simplify the extraction of
1Microsemi confirmed that the thermal resistance in the datasheets are theoretical
values calculated without any heat spreading.
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no. layer material thickness
[mm]
Rth
[K/W]
1 chip (J) SiC 4H 0,39 0,016
2 solder 1 PbSnAg 0,10 0,036
3 copper 1 Cu 0,30 0,017
4 ceramic (CER) AlN 0,64 0,060
5 copper 2 Cu 0,30 0,010
6 solder 2 PbSnAg 0,20 0,034
7 base plate AlSiC 3,00 0,102
8 thermal grease (G) grease 0,05 0,347
9 cooling plate (CP) Al 10,0 0,082
total 0,704
Rth,JC (layers 1 to 7) 0,275
Rth,JG (layers 1 to 8) 0,622
Table 4.2: Calculation of Rth of each layer in the SiC-MOSFET power
module.
temperature cycles using the rainflow method [31], the temperatures vs.
time are transferred in peak graphs (fig. 4.4).
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Figure 4.3: ϑJ at different coolant
temperatures during one flight cy-
cle.
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Figure 4.4: ϑJ transformed into
peak graphs.
Only MOSFET and IGBT are taken into account in the following cycle
calculation, since the free-wheeling diodes have lower power losses and
temperatures. The worst case for the junction temperature is the tropical
profile and for the active ceramic heating the polar profile. This difference
is due to the cycle start temperature ϑJ,min, which is taken into account by
the active cycles equation only. The passive ceramic temperature (without
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power loss in chips) is equal to the coolant temperature. Here, the tropical
profile is the worst case, since the coolant temperature drops from 30 to
-9 °C. This profile corresponds to one passive cycle only.
The results with temperatures and corresponding cycles to failure are sum-
marized in tab. 4.3 (active cycles) and tab. 4.4 (active ceramic heating
and passive cycles). Considering e.g. active cycle 1 of the SiC-MOSFET,
which has a |∆ϑJ | of 38,3 K and a ϑJ,min of 30 °C, the resulting active
cycles to failure are 1,6e9. The lifetime consumption is then calculated
taking into account the total cycles of 36000, which occur during the en-
tire life of the aircraft (tab. 2.5). The lifetime calculation shows that
only the system soldering has a significant impact on the power module
lifetime. The IGBT has the maximum lifetime consumption with 32,2 %,
which is not critical considering the applied worst case of temperatures and
thermal impedances. Since the E-ECS is switched on once per day, the
consumption caused by active cycles is very low and is nearly negligible.
The CIPS 2008 model (eq. 4.6) was developed for IGBTs with standard
solder and aluminium bonds. The application of copper bonds, bondless
chip connections ([32], [33]) or sintering technology [34] has a significant
impact on the number of cycles to failure. In these cases the lifetime
cannot be estimated with the CIPS 2008 model or the result has to be
scaled in a reasonable manner. Furthermore, this model does not take
into account the mechanical properties of SiC. SiC has a four times higher
thermal conductivity and three times higher Young’s modulus compared
to silicon. This leads to the assumption that the lifetime is lower com-
pared to an IGBT in the same housing. This assumption is confirmed by
simulations with finite element method [35] and experiments. First power
cycle results show that SiC devices have only about 30 % of the power
cycling capability of Si-IGBTs in the same housing [36]. Due to small size
of SiC chips, the solder crack growth causes a critical thermal resistance
increase at lower number of cycles than using a bigger IGBT chip. To take
into account the model uncertainties and the new power cycle results, the
values of lifetime consumption through active cycles are multiplied by 10.
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|ΔθJ|
[K]
θJ,min
[°C]
Nf lifetime
consumption [%]
SiC-MOSFET module
cycle 1 38,3 30,0 1,6E+09 0,022 (10*0,0022)
cycle 2 47,8 20,6 9,3E+08 0,039 (10*0,0039)
total 0,061
NPT-IGBT module
cycle 1 46,9 30,0 1,3E+09 0,003
cycle 2 48,5 28,4 1,2E+09 0,003
total 0,006
Table 4.3: Lifetime consumption through active power cycles (eq. 4.6).
|ΔθCER| [K] Nf lifetime
consumption [%]
SiC-MOSFET module
cycle 1 (active
ceramic heating)
58,3 2,3E+05 16,0
cycle 2 (active
ceramic heating)
8,8 1,1E+09 0,00
passive cycle 39,0 1,4E+06 2,61
total 18,6
NPT-IGBT module
cycle 1 (active
ceramic heating)
66,9 1,2E+05 29,6
cycle 2 (active
ceramic heating)
9,5 7,9E+08 0,00
passive cycle 39,0 1,4E+06 2,61
total 32,2
Table 4.4: Lifetime consumption through active ceramic heating and pas-
sive temperature changes (eq. 4.7).
4.3 Cosmic radiation
Cosmic radiation was discovered by Victor Francis Hess in 1912 [37]. He
made several trips with free balloons, where he noticed an increase in
γ-radiation at altitudes above 3000 m. Since the γ-radiation from radioac-
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tive material in the earth’s crust decreases to about 10 % at an altitude
of 500 m, the radiation at 3000 m must have its origin in space. This
is not entirely correct as we know in the meantime. Isotropic primary
cosmic particles with high energy (mostly protons) penetrate the earth’s
atmosphere and interact with atoms. These collisions cause showers of
particles, which are called cosmic rays / radiation [38] (secondary radia-
tion). The influence of cosmic radiation on low power signal electronics
was already investigated in 1979 by Ziegler and Lanford [38]. Especially
in the computer industry, unexplained events and spontaneously changes
of digits were known as "soft fails", which are caused by cosmic particles
among others. Since 1994 it is evident that power semiconductor devices
are susceptible to cosmic rays, too ([39], [40], [41]). Experiments in a
salt mine 140 m below ground proved that only cosmic radiation causes
the failures, which occur in the laboratory outside the salt mine [39]. The
characteristics of terrestrial cosmic radiation are described in [42] and [43].
Experiments in 400 m and 2964 m altitude ([44]) confirm the increase of
nucleon flux as predicted in [43].
Considering a FIT-rate of 100, one device under test (DUT) would have
one failure in 1141 years. To reduce the testing time to an acceptable
value, several 100 devices are necessary. A further acceleration can be
achieved by moving the test setup to high mountains such as Zugspitze
(2964 m) or Jungfraujoch (3580 m). However, the most comfortable way
of FIT-rate determination is the irradiation with nucleons using an arti-
ficial source. One source, which is able to deliver a similar neutron flux
characteristic up to 800 MeV, is the neutron beam at Los Alamos Neutron
Science Center (LANSCE) [45]. The natural flux shows neutrons with
energies up to 6000 MeV [45]. However, a comparison between artificial
neutron beam tests and natural tests on mountains shows that the high
energetic neutrons are dispensable [46]. Furthermore, neutrons and pro-
tons are responsible for the majority of failures. Other particles such as
myons and pions are negligible [44].
Neutrons are identified as main cause for device failures, which however
does not explain the failure mechanism itself. A possible mechanism is
a nuclear reaction between a neutron and a silicon nucleus in the semi-
conductor. This collision generates ions, which initiate a highly localized,
highly concentrated charge plasma. If the device is reverse biased, the
plasma can be amplified (avalanche multiplication) and develops from the
anode to the cathode. This effect is called "streamer" [47]. The streamer
short-circuits the device for about 20 ns. The temperature distribution
can be derived from electro-thermally coupled simulations. The results
give an explanation for the thermal breakdown ([48], [49]).
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The SEB triggered failure mechanism in SiC-diodes is investigated in [50].
The drift region of SiC power devices can be reduced to one-tenth com-
pared to Si devices. This results in a 10 times higher peak electrical field
strength and subsequently to a 100 times higher heat generation density.
Hence, the increase of lattice temperature is 100 times faster then in Si
devices. This could lead to very high lattice temperatures, which can reach
sublimation temperature. Experiments with a white neutron irradiation
confirmed the presence of very high temperatures after a neutron impact.
The surface has crown-shaped aluminium and the lattice has cracks inside
the device due to expansion stress. To conclude, SiC power diodes show a
similar failure mechanism compared to Si diodes, but the destruction can
be significantly larger due to the higher electric field.
One possible way to reduce the failures induced by cosmic radiation is
shielding. As shown in experiments with GTOs [51], the FIT-rates could
be reduced by nearly factor 10 using a concrete shielding of 50 cm. In
[52] the shielding performance of different materials is simulated and eval-
uated. Iron and lead show a significantly higher shielding performance
than hydrogenous materials polyethylene and water. Especially for neu-
trons with energies above 20 MeV, iron turns out to be the best shielding
material. However, considering an iron thickness of 10 cm, the neutrons
with more than 20 MeV are reduced only by about 40 %, neutrons with
lower energy are even amplified by the generation of secondary neutrons.
It can be concluded that shielding is not reasonable for the majority of
applications due to the high weight and low shielding effect.
In [53] the cosmic radiation is taken into account with radiation design
margins (RDMs), which are defined by the customer and have to be val-
idated during the qualification process. The RDM has to be chosen in
such a way that both cumulative and single-event effects (destructive and
non-destructive) are covered. To apply this approach the acceptable radi-
ation dose for the components of interest and a model describing the real
occurring dose are required. Since neither information is available yet, this
approach is currently not followed.
A model for the prediction of failure rates caused by cosmic radiation
was developed by H. R. Zeller in 1995 [41]. This model considers physical
parameters such as device area, n-base thickness, n-base resistivity, applied
voltage and device internal electrical fields. The model verification is done
with diodes, thyristors and gate turn-off thyristors (GTOs) with voltage
ratings from 2000 to 9000 V from different manufacturers [54]. There is
no correlation between device type and manufacturer. The model is based
on two important assumptions:
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• the total failure rate is the integral over the local failure rate
• the electrical field is a linear function
In IGBTs, there are local field peaks close to the cathode, which are depen-
dent on the detailed form of cathode design. An analytical description of
the failure rate is not possible and therefore this developed model cannot
be applied to IGBTs. A numerical calculation for a high voltage IGBT
exhibits that the failure rate of an IGBT is about 10 times above the fail-
ure rate of a GTO. This is confirmed by experimental data on IGBTs [54].
These publications show that the device type and the internal field distri-
bution have a big impact on the failure rates induced by cosmic radiation.
The reason for the higher failure rates of IGBTs is not only presence of field
peaks. In [44] it is assumed that IGBTs are more susceptible to cosmic
rays, since they have an intrinsic parasitic thyristor. This thyristor can
latch-up and therefore generate a positive feedback, which further amplifies
the collector current. In [55], the higher susceptibility of IGBTs is proven
by experiments and simulation.
A comparison between the Zeller model in [41] and accelerated measure-
ments at 1700 V diodes is presented in [56]. The proton flux I0 is 7,39e4
p/(cm2s) at 1600 and 1700 V. With lower voltages, the flux is increased up
to 250*I0 to achieve a device failure during an acceptable testing time. Be-
tween 1400 and 1500 V, the difference between model and measurement is
several orders of magnitudes (fig. 4.5). Even with the correction factor of
Pfirsch in [57], the prediction at lower voltages is not acceptable. Futher-
more, the FIT-rate with natural radiation is 8 to 12 times higher. The
used proton beam with 200 MeV seems to be not optimal for reproducing
the natural conditions [56]. This publication shows that the explanatory
power of models for FIT-rate prediction is limited. The results must be in-
terpreted very carefully. The real FIT-rate is strongly dependent on many
parameters such as device type, internal device design, applied voltage,
radiation type and radiation source.
An empirical model based on measurements is described in [58]. The re-
sulting formula depends on the type of IGBT module, altitude and junction
temperature. For module 5SNA1600N170100 from ABB, 10 km altitude
and 125 °C junction temperature, the resulting formula is
λ
( Vdc
Vrated
)
= 6.5 · 107e
0.54
0.58− Vdc
Vrated (4.12)
with applied voltage Vdc and rated voltage Vrated. Fig. 4.6 depicts eq.
4.12 as diagram. However, this formula is valid only for the described
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Figure 4.5: Prediction and measurement of FIT-rates induced by cosmic
radiation (data taken from [56]).
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eq. 4.12.
SiC components are expected to
offer a better ruggedness against
cosmic radiation due to the wider
band gap, the higher breakdown
field and higher melting point
[59]. Experiments with SiC-JFETs
prove the superior ruggedness and
makes SiC the preferred material
for high radiation environments
such as nuclear power applications
([60], [61]). Even with a neutron
fluence of 1015 n/cm2, no signifi-
cant degradation could be found.
The neutron hardness can be fur-
ther improved by higher doping of the SiC device [62]. This is possible
due to the 10 times higher breakdown voltage than silicon. However, these
experiments do not consider single-event burnouts (SEBs) during reverse-
biased operation, where the internal electric field strengths are higher than
in silicon. Basically, a carrier multiplication and generation of streamer is
therefore possible, too. Experiments with reverse-biased SiC-diodes show
that a SEB-like event can be caused by a combination of lattice defects and
a proton impact [63]. The defects can be radiation displacement damages
and material defects such as clusters, screw defects, micropipes or stack-
ing faults. Even with a low radiation, a breakdown cannot be excluded, if
there are enough material defects.
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Experiments with 600 and 1200 V silicon and silicon carbide (SiC) diodes
exhibit heterogeneous results [64]. As expected, the 1200 V components
showed a significantly higher radiation hardness than the corresponding
silicon devices. However, the behaviour of the 600 V diodes was vice
versa. Here, the silicon devices had lower FIT-rates.
The SiC-MOSFET manufacturer Rohm conducted an irradiation test with
five 1200 V SiC-MOSFETs at 840 V DC-link voltage [65]. The fluence was
1.87 · 109 n/cm2, generated with a white neutron beam (1 to 400 MeV).
No MOSFET failed. However, the duration of this test is not denoted and
five samples is not enough to achieve a reasonable statistical result.
Another irradiation test with three silicon super-junction (Si-SJ) MOS-
FETs, one 1200 V NPT-IGBT and one 1200 V SiC-MOSFET conducted
at two neutron beams (1.5 ·104 n/(cm2s) at 50 MeV and 5.7 ·104 n/(cm2s)
at 80 MeV) is presented in [66]. Up to the maximum applied voltage of
950 V, the SiC-MOSFET does not show any failure. The failure threshold
of the NPT-IGBT is at 750 V, which is 62.5 % related to the rated voltage
of 1200 V. This result is quite similar to the calculated FIT-rate with eq.
4.12. Here the threshold is at approximately 60 %. The lowest threshold
has a Si-SJ MOSFET with 52 %, i.e. the design in the application should
take into account a derating of 48 %.
There is a trend that SiC devices offer a higher ruggedness against cosmic
radiation. However, further investigations and field experience in industry
applications is necessary, until SiC components can be used in aircrafts. In
this work, 1700 V SiC-MOSFETs and diodes are chosen to further increase
the cosmic radiation ruggedness. The power loss difference between 1700 V
and 1200 V SiC-MOSFETs is significantly lower than between 1700 V and
1200 V IGBTs. Hence, the use of 1700 V SiC-MOSFETs increases the
overall power loss only marginal.
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5 Design of parallel active power
filter
5.1 State-of-the-art active power filters
For decades, flexible AC transmission systems (FACTS) have been used
in power distribution systems for voltage stabilizing, reactive power com-
pensation and power flow control. An overview and the definition of the
different types of active and passive FACTS devices is presented in [67]
and [68]. There are e.g. thyristor-switched static var compensators (SVCs)
with several 100 MVar [69], IGBT-switched static synchronous compen-
sators (STATCOMs) with up to 32 MVar [70], static synchronous series
compensators (SSSCs) [71]) or unified power flow controllers (UPFCs),
which is a combination of STATCOM and a SSSC [72]. With the intro-
duction of the IGBT and rising calculation power of signal processors,
active harmonic power filters are becoming interesting. They can typically
compensate for distorted currents or voltages up to the 50th harmonic.
Commercially available are e.g. cascadable harmonic filter modules with
compensation currents up to 300 A [73], which equates about 800 kW load
power.
There are various techniques for controlling active FACTS and power fil-
ters, which all have one basic structure: a reference generation and an
error amplifier. The most important reference generation technique for
active filters is the instantaneous power theory ([74–76]). This approach
uses the three-phase currents and voltages for calculating the total real
and imaginary power (p and q). With low-pass filtered power and phase
voltages, the sinusoidal phase current can be derived. The instantaneous
power theory does not need any line synchronization components, which
makes it extremely robust. However, the quality of the calculated reference
current is directly linked to the quality of phase voltage. There are three
basic possibilities of calculating the reference current: by assuming equal
power, equal current or equal resistance for each phase ([77–79]). If the
three-phase system is unbalanced, it is necessary to adjust the reference
calculation according to the application.
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Since the quality of calculated reference current is not sufficient in some
applications, the phase voltage is substituted by an artificially calculated
sine signal. This approach is called synchronous reference frame (SRF)
([80–83]). A synchronization with the supply voltage is necessary and
therefore the robustness is lower compared to the original instantaneous
power theory. Depending on the low-pass filter of d and q, it is possible to
achieve a nearly perfect sinusoidal reference current, which is independent
on the phase voltage waveform.
The SRF method can be extended by a further rotating frame, which
has e.g. the frequency of the 5th harmonic. This so-called harmonic syn-
chronous reference frame method (HSRF) enables the extraction of am-
plitude and phase of voltage or current harmonics ([84–87]). The HSRF
method is suited for three-phase systems only. For single-phase systems,
the selective signal analysis (SSA) can be applied as described in [88].
A further possibility of harmonics extraction are frequency-domain meth-
ods such as digital Fourier transform (DFT) ([89, 90]), fast Fourier trans-
form (FFT) [91] and recursive DFT ([92, 93]). With the growing perfor-
mance of digital signal processors (DSP), these methods can be applied in
real-time systems depending on the available calculation time.
The referenced publications so far all deal with active filters for 50 / 60 Hz
industrial applications. There are only few papers, which focus on active
filters for aerospace applications ([94–103]). Most of these publications are
not applicable to this work, since the power ratings are significantly lower
and the power density is not taken into account.
The choice and design of control algorithm for this work is described in
the following chapters and published in [104] and [105].
5.2 Requirements and system analysis
The concept and prototyping of the proposed APF is published in [106].
The parallel APF is integrated into a housing together with the diode rec-
tifier and DC/AC inverter. Fig. 5.1 shows an overview of the entire system
consisting of grid, non-linear load and APF. The inductors Lnet represent
the generator and cable inductance and Ldc the additional inductors for
decoupling of APF and load. The design of Ldc is described in chapter
5.3.
Fig. 3.2 shows a typical waveform of a diode bridge rectifier and fig. 3.3
the corresponding harmonics spectrum. Only the 5th and 7th harmonic
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Figure 5.1: System overview with net simulation, EMC filter, rectifier
with load and active power filter.
exceed the limits defined in [11] and must be compensated for. With a
maximum supply frequency fˆnet = 800Hz and a PWM clock to signal
frequency ratio r=10 as a common approach, the switching frequency of
the active filter must be at least
fsw = 7rfˆnet = 56kHz. (5.1)
The chosen switching frequency in simulations and prototype is set to
60 kHz. The resulting current ripple is damped by a filter, which is de-
scribed in chapter 5.5.1. However, the filter inductor Lf is limited by the
maximum voltage at Cdc,af , which is derived in the following. Consider-
ing only the main components 5th and 7th harmonics, the compensation
current can be defined by
icomp(t) = Iˆ5sin(5ωnett+ ϕ5) + Iˆ7sin(7ωnett+ ϕ7), (5.2)
with
ωnet = 2pifnet (5.3)
(fig. 5.2). Parameters Iˆ5 and ϕ5 are amplitude and phase of the 5th
harmonic, Iˆ7 and ϕ7 are amplitude and phase of the 7th harmonic . The
necessary compensation voltage is determined mainly by Lf , since the
other ripple filter components have nearly no influence at low frequencies.
Ldc and Cdc are neglected, too, because one phase conducts current only
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Figure 5.2: Compensation cur-
rent icomp and voltage vaf at the
active filter output (Lf=80 µH).
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Figure 5.3: Required voltage at ac-
tive filter DC-link dependent on fnet
and Lf.
for 23 rd of the time due to the rectifier. The necessary voltage, which has
to be generated by the APF, is
vaf (t) = vnet(t) + vcomp(t) (5.4)
with
vnet(t) = Vˆnetsin(ωnett) (5.5)
and
vcomp(t) =
d
dt
icomp(t)Lf (5.6)
(fig. 5.2). Vˆnet is the amplitude of the supply voltage before the source
inductance Lnet. The required voltage Vdc,af at the active filter DC-link
is
Vdc,af =
2vˆaf
mˆ
(1 + kdc), (5.7)
where mˆ is the desired maximum modulation and k1 a design margin. To
enable the use of semiconductor devices with 1200 V rating and taking into
account the decreased voltage blocking capability at low temperatures, the
voltage Vdc,af should not exceed 900 V. Furthermore, the lower this voltage
is, the lower the CM-voltages and corresponding CM-currents become. Fig.
5.3 depicts Vdc,af as a function of Lf and fnet with mˆ=95% and margin
k1 = 10%. To achieve the 900 V requirement, Lf is set to 80 µH for the
further design process.
The APF injects harmonics into the main supply, which leads to an AC
power flow delivered by the APF DC-link. The resulting voltage ripple at
the DC-link has a frequency of 6fnet, the amplitude is dependent on the
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size of Cdc,af . The APF AC power is described by
paf (t) = va(t)icomp,a(t) + vb(t)icomp,b(t) + vc(t)icomp,c(t)
= pˆafsin(6ωnett)
(5.8)
and depicted in fig. 5.4. pˆaf can be simplified to
pˆaf (360 Hz) ≈ Vnet
(
2.028Iˆ5 + 1.086Iˆ7
)
(5.9)
as described in chapter A.1.2. The highest value of pˆaf appears for fnet =
360Hz and Vnet = 236V . That is why this formula is only valid for this
operation point.
The DC-link voltage ripple caused by paf can be limited purely by the size
of DC-link capacitance. The necessary capacitance is
Cdc,af =
pˆaf
6pifnetVdc,af
(
k2
4 + k2
) (5.10)
with k2 as peak-to-peak voltage ripple related to V dc,af and peak power
delivered by APF DC-link pˆaf .
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Figure 5.4: Compensation current and AC power flow, which has to be
delivered by APF DC-link.
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5.3 Design of DC-link chokes
0.6 1 1.4 1.8
0.6
0.8
1
1.2
1.4
1.6
1.8
L
/L
d
c
C/C
dc
0.6
0.8
1
1.2
1.4
1.6
1.8
Î/
Î c
o
m
p
L/L
dc
Î/Î
comp
simulation
approximation
Figure 5.5: L and Iˆ versus DC-link
capacitance for vpp = 17.8V . All
values are normalized to the chosen
design with Ldc and Cdc.
The active filter acts as a cur-
rent source and hence influences
the main DC-link. The voltage rip-
ple is increased, which could cause
torque fluctuations in the motor.
The biggest component of the DC-
link ripple is the 6th harmonic.
The allowed value is 17.8 Vpp (tab.
2.4). To fulfil this requirement, ad-
ditional inductors Ldc are neces-
sary. The required value is strongly
dependent on the DC-link capac-
itance as depicted in Fig. 5.5.
Choosing a bigger capacitance de-
creases the necessary value for Ldc,
but increases the peak compensation current Iˆcomp. Due to the prohibition
of electrolytic capacitors for aerospace applications, only foil capacitors are
available, which are quite bulky with several hundred µF. Therefore, the
value for Cdc is chosen with respect to the available volume.
The results in Fig. 5.5 are derived by simulations. The voltage ripple is
kept constant at 17.8 Vpp. The required inductance can be approximated
by potential function
Ldc,r = 18575C−1,047dc
µH
µF
(5.11)
and the peak compensation current by linear function
Iˆcomp = 0,1153Cdc
A
µF
+ 14,605A. (5.12)
In the following, the design of the DC-link choke is explained. The input
parameters are the required inductance (Ldc,r) and the peak DC current
(Iˆdc). The parameters core material, core type, core size, wire cross section,
number of windings and air gap have to be determined. SiFe is chosen as
core material, since the main component is a DC current. There are no
high frequency currents, which would induce high iron power loss in SiFe.
Due to the small number of windings, two stacked 60 mm SiFe ring cores
are used for the choke. Higher number of windings require a cut C-core
with bobbins to simplify the choke production. The wire cross section is
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defined via the current density, which may be ∼4 A/mm2 without any
cooling and ∼8 A/mm2 with potting and liquid cooling. These figures are
experience values. The required number of windings is calculated through
nr =
Ldc,r Iˆdc
BsatAc
(5.13)
with saturation flux density Bsat (1.6 T in SiFe) and core cross section Ac
(fig. 5.6). After rounding the required nr to an integer, the required value
of inductive constant AL,r can be derived from
AL,r =
Ldc,r
n2r
. (5.14)
The required effective relative permeability is
µeff,r =
2piAL,r
ln
(
Do
Di
)
µ0hc
(5.15)
[107] with magnetic constant µ0, outer core diameter Do, inner core diam-
eter Di and core height hc (fig. 5.6).
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Figure 5.6: Dimensions of cut magnetic ring core with two air gaps. The
core consists of wound SiFe tape with 0.1 mm thickness.
The resulting required air gap is
lg,r =
lc(µeff,r − µc)
2µc(1− µeff,r) (5.16)
with effective magnetic path length lc and relative permeability µc of the
magnetic material. One half of the magnetic ring core has the path length
1
2 lc (Fig. 5.6). The total magnetic path length is then lc considering two
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half cores. In this example two air gaps are present. This is taken into
account by the factor 2 in the denominator. The stray or fringing flux
in the air gap results in a higher inductance and lower saturation than
calculated. This effect is taken into account by the fringing flux factor Fr
[108]. The calculated air gap must be corrected applying the fringing flux
factor:
lg,corr =
lc(µeff,rF 2r − µc)
2µc(1− µeff,rF 2r )
. (5.17)
with
Fr = 1 +
lg,corr√
Ac
ln
( 2Di
lg,corr
)
. (5.18)
Due to the two air gaps, the fringing flux factor is squared. The conjunction
of eq. 5.17 and eq. 5.18 is an implicit function and hence must be solved
by manual iteration or numerical means. The resulting air gap lg,corr is
the physical necessary air gap. The air gap is established typically by FR4
or polyester materials such as hostaphan. Since the thicknesses are only
available in discrete steps, the real possible air gap will be different. With
the chosen feasible air gap lg, the effective relative permeability can be
derived from
µeff =
2lg + lc
lc
µc
+ 2lg
. (5.19)
The resulting AL-value is
AL = F 2
µ0µeffhc
2pi ln
(Da
Di
)
(5.20)
[107] with
F = 1 + lg√
Ac
ln
(2Di
lg
)
. (5.21)
The necessary number of windings is
nr =
√
Ldc,r
AL
. (5.22)
After rounding the calculated nr to an integer, the resulting inductance
can be calculated through
Ldc = ALn2. (5.23)
with chosen integer number of windings n. The peak flux density Bˆ in this
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case must be lower than 1.6 T to avoid saturation:
Bˆ = LdcIˆdc
nAc
(5.24)
The BH-curve is derived from the measurement of voltage and current at
a test coil with SiFe core (fig. 5.7). Due to the presence of an air gap,
the hysteresis of the BH-curve is negligible. The resulting BH-curve after
removing the hysteresis is depicted in fig. 5.7. The differential relative
material permeability is derived from the simplified BH-curve (fig. 5.8).
The characteristic is strongly dependent on the flux density. With air gap,
the resulting effective relative permeability (eq. 5.19, fig. 5.8) is nearly
constant up to 1.4 T, which results in a nearly constant inductance in this
range.
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Figure 5.7: Measured and simpli-
fied BH-curve of cut SiFe C-core
without air gap.
0 0.4 0.8 1.2 1.6 2
0
50
100
150
µ
e
ff
B [T]
µ
c
µ
eff
0
2
4
6
x 10
4
µ
c
Figure 5.8: Relative permeability of
ungapped SiFe core (µc) and effec-
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The final characteristic of the Ldc prototype is depicted in fig. 5.9. A
system simulation with APF, rectifier and load, taking into account the
measured inductance characteristic, shows that this design is compliant
with the DC-link voltage ripple requirement, i.e. the DC-link voltage rip-
ple remains below 17.8 Vpp. This simulation is performed at worst case
condition with lowest supply frequency (360 Hz) and highest input phase
voltage (236VRMS).
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Figure 5.9: Inductance vs. current of Ldc prototype.
5.4 Design of inverter stage
5.4.1 Electrical characterization of semiconductor
switches
For the active power filter, two power modules in the SP3-case are char-
acterized and evaluated (see also [109] and [110]):
• 1200V / 100A non-punch-through-IGBT (NPT-IGBT) with ultra-
fast free-wheeling diodes ([111])
• 1700V / 40A SiC-MOSFET with SiC free-wheeling diodes ([112])
The 1200 V modules are used in the laboratory setup only, since the SiC
modules were not available at the beginning. As already discussed, the
1200 V modules do not offer enough margin against cosmic radiation. For
the series production of the APF, only the 1700 V SiC-MOSFET is a
possible power switch. The SiC power module is a customized part and
therefore explained in detail in this section.
One SiC power module (fig. 5.10) contains a half bridge. The MOS-
FET consists of two dies in parallel, since one die is rated for 20 A only.
In principle, the diodes D1 and D2 are not necessary due to the reverse
conduction capability of the MOSFET. However, the integration of an
additional series diode D1 and free-wheeling diode D2 was recommended
by the MOSFET manufacturer to avoid a thermal overload of the MOS-
FET. The used MOSFETs were samples for research purpose only and
were not released for series products. The diode D1 prevents a current
flow through the MOSFET during the free-wheeling phase. Without D1,
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the free-wheeling currents would flow through MOSFET and D2 simulta-
neously. The current distribution between MOSFET and diode is complex
due to the dependency on current and junction temperature. The calcula-
tion of this current sharing can be calculated only by means of simulation.
R
1D
S
D2
 
D2 
D1 
R 
S 
Figure 5.10: Schematic and structure of SP3 module with series diode
(D1), two MOSFET dies in parallel (S), free wheeling diode (D2) and
shunt (R) for current measurement.
The characterization of power modules is performed in a special test setup
(fig. 5.11) with low inductive DC-link, 1 GHz oscilloscope, 2 GHz coaxial
shunt for current measurement, 200 MHz differential voltage probe and
LabView for automation and calculation of Eon, Eoff and Err. During
switching measurements, the top switch is deactivated and the bottom
switch is clocked with a double pulse. The length of the double pulse
depends on required test current and size of air choke La.
The oscilloscope is supplied via an insulating transformer to avoid a ground
loop with the earthed test setup. The conduction characteristic is mea-
sured with curve tracer 371A from Sony/Tektronix and a heating plate
for the 125 °C measurements. The results for junction temperatures of
25 °C and 125 °C are compared with the NPT-IGBT (fig. 5.12). Up to
60 A, the MOSFET offers lower conduction voltages. Since this active
filter application generates AC currents in the the range from -60 to 60 A,
the conduction losses of the inverter are lower, too (tab. 5.3).
The use of a Rogowski coil for current measurements during characteri-
zation of IGBTs is quite common. However, the characterization of these
SiC switches reveals the limit of the used Rogowski coil. Compared to a
2 GHz coaxial shunt, the Rogowski coil has a delay of about 28 ns and
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Figure 5.11: Laboratory test setup for semiconductor characterization.
cannot follow the steep current characteristic (fig. 5.13). That is why all
measurements are performed with the coaxial shunt.
The gate resistor RGon is set to 5 Ω for all further measurements. The Eon
for different currents and temperatures is displayed in fig. 5.19. At 125 °C
the turn-on energy is lower than at 25 °C.
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Figure 5.12: Conduction characteristics of SiC-MOSFET and
NPT-IGBT for 25 °C and 125 °C junction temperatures.
The design of gate resistor RGoff is not as straightforward as for RGon. Due
to high voltage overshoot of vds with subsequent oscillation, the choice of
appropriate gate resistor is more important. Current ids and voltage vds for
different values of RGoff are shown in fig. 5.15 and fig. 5.16. The switching
energy Eoff, dv/dt and di/dt dependent on RGoff are summarized in fig.
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Figure 5.13: Comparison of mea-
sured currents with 20 MHz Ro-
gowski coil and 2 GHz 50 mΩ
coaxial shunt.
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Figure 5.14: dv/dt, di/dt and Eoff
vs. RGoff (normalized to 5 Ω).
5.14. Until RGoff=16 Ω, di/dt decreases to about 65 % of the value at 5 Ω.
A further increase of RGoff has hardly any additional influence. Only the
switching-off delay increases (fig. 5.15), which results in higher values for
Eoff. Since the voltage overshoot is caused by di/dt, a higher resistance
than 16 Ω does not achieve significant improvements. That is why RGoff
is fixed to 16 Ω for all further measurements. Fig. 5.17 shows vds and
ids during switching-on. The current overshoot is caused by the intrinsic
capacitances of the SiC diode. Fig. 5.18 depicts vds and ids. The voltage
overshoot is 100 V and the ringing has a frequency of about 30 MHz.
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Figure 5.15: ids during switching-
off for different gate resistor RGoff.
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Figure 5.16: vds during switching-
off for different gate resistor RGoff.
Both Eon and Eoff decrease with higher junction temperature (fig. 5.19,
fig. 5.20) in contrast to IGBTs. However, this behaviour seems not to be
equal for all SiC-MOSFETS. The power module BSM120D12P2C005 from
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Figure 5.17: Switching-on charac-
teristic @ 600 V / 30 A (RGon=
5 Ω).
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Figure 5.18: Switching-off charac-
teristic @ 600 V / 30 A (RGoff=
16 Ω).
Rohm shows an increasing Eoff and a decreasing Eon with higher junction
temperature [113].
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Figure 5.19: Eon vs. current for
25 °C and 125 °C (RGon=5 Ω)
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Figure 5.20: Eoff vs. current for
25 °C and 125 °C (RGoff=5 Ω and
16 Ω)
The conduction characteristics of the free-wheeling diodes at 25 and 125 °C
are depicted in fig. 5.21. As expected, the SiC-diode shows a significantly
higher forward voltage drop. In contrast to the standard diode, the SiC-
diode exhibits higher conduction losses at 125 °C, which simplifies the
paralleling of several SiC-diodes.
The diode switching losses in fig. 5.22 are caused by the reverse recovery
charge (standard diode) and the intrinsic capacitance (SiC-diode). Due to
the higher voltage blocking capability of SiC material, the resulting chips
are thinner and therefore have a higher intrinsic capacitance. The Err
of the SiC-diode changes linearly with the applied current. The Err vs.
current characteristic of the ultra-fast Si-diode can be approximated by an
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exponential:
Err1(i) = Err1,end
(
1− e− iirr1
)
(5.25)
with Err1,end = 3.72mJ and irr1 = 59.0A. To simplify the loss calculation,
the e-function Err1(i) is approximated by a linear function Err2(i), which
is valid up to the maximum compensation current of Iˆcomp:
Err2(i) = 2Err1,end
Iˆcomp + irr1
(
e−
Iˆcomp
irr1 − 1)
Iˆ2comp
· i (5.26)
with Iˆcomp = 50A. The slope of Err2 is derived using the following ap-
proach:
Iˆcomp∫
0
[
Err1(i)− Err2(i)
]
di = 0 (5.27)
At the maximum compensation current of Iˆcomp, Err2 has a value of
Err2(50A) = 2Err1,end
(
1 + irr1
Iˆcomp
(
e−
Iˆcomp
irr1 − 1)) ≈ 2.42mJ. (5.28)
This parameter is used for the power loss calculation in chapter 5.4.3. Tab.
A.2 and tab. A.2 compare all parameters derived from the datasheet and
the characterization measurements. For the loss calculation, the worst
case values are used. The final parameters, used for the power loss calcu-
lation, are summarized in tab. 5.1. Since the Err of the SiC-diode changes
linear with the current, an approximation is not necessary and thus the
parameters Err2, Itest,Err2 and Vtest,Err2 are identical to Err, Itest,Err and
Vtest,Err.
The evaluation of SiC-MOSFET with respect to electromagnetic compat-
ibility (EMC) is done via measurement of common-mode (CM) voltages
(fig. 5.23) at the output of the inverter and CM currents (fig. 5.24) at
the DC-link input. These results are compared with the NPT-IGBT to
see the impact of SiC switching speed. The test is done with standard
sinusoidal PWM (90 % modulation), switching frequency of 60 kHz and
DC-link voltage of 540 V. EMC filters are not present. Up to frequencies
of 1 MHz, the CM voltages of MOSFET and IGBT are nearly identical. At
frequencies above 1 MHz, the higher switching speed of SiC causes levels,
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Parameter IGBT module MOSFET module
Eon [mJ] 12,00 0,63
Eoff [mJ] 5,00 0,41
Vtest [V] 600 600
Itest [A] 100 30
Err [mJ] 3,04 0,28
Vtest,Err [V] 600 600
Itest,Err [A] 100 100
Err1,end [mJ] 3,72 -
τrr [A] 59,0 -
Err2 [mJ] 2,42 0,28
Vtest,Err2 [V] 600 600
Itest,Err2 [A] 50 100
Vce0 [V] 2,18 -
rce, Rds [mΩ] 20,9 61,0
Vf0 [V] 1,3 0,8
rf [mΩ] 11,7 75,0
Table 5.1: Electrical characterization results at TJ=125 °C.
which are up to 20 dBµV higher. The resulting CM current is higher, too.
The radiated emission was not measured, since the radiation is strongly
dependent on the final mechanical structure, shielding method and output
cable lengths. If the cable length is known, an estimation using the output
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CM current can be performed as described in [114].
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Figure 5.23: Comparison of CM
voltage spectrum at the output of
IGBT and SiC inverters.
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5.4.2 Thermal characterization
IN IN
1
1000
15V
PC
V
temperature
cooling plate
Figure 5.25: Test setup for deriving
of thermal impedance Zth.
The VCE(T)-method is used to de-
rive the thermal impedance be-
tween cooling plate and semicon-
ductor chip. This method is de-
scribed in detail in [115]. Since
the diffusion voltage of pn-junction
and Schottky barrier are depen-
dent on the temperature, the chip
itself can be used as temperature
sensor. Before the measurement,
the "sensor" must be calibrated, i.e.
the forward voltage drop at a defined test current vs. temperature must be
measured. The calibration results for the NPT-IGBT and the SiC-diode
are depicted in fig. 5.26 and are approximated with a linear function. The
test setup for the thermal impedance is described in fig. 5.25. The chip
is heated to 150 °C by a pulse with nominal current. After the pulse, the
forward voltage of the IGBT or diode is measured and analyzed by a com-
puter. During the measurement a test current of 11000IN is applied (IN is
the nominal current of the power module).
The measured thermal impedances are displayed in fig. 5.27 and ap-
proximated via three-stage foster model. The foster model parameters
(tab. 5.2) are extracted with the solver function in Mathcad. Only the
NPT-IGBT and SiC-diode are measured. The Si-diode and SiC-MOSFET
parameters are scaled linearly according to the area difference. Hence,
the resulting thermal resistors of the Si-diode are higher and the thermal
capacitors are lower due to the smaller chip area. The SiC-MOSFET chip
area is bigger and therefore the thermal resistors are lower and the thermal
capacitors are higher compared to the SiC-diode.
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Figure 5.27: Measured Zth curves
with approximation.
IGBT module MOSFET module
Thermal resistance
RthJCP,S [K/W] 0,24 0,52
RthJCP,D [K/W] 0,59 0,64
Thermal impedance
RS1 [K/W] 0,03 0,09
CS1 [J/K] 0,15 0,01
RS2 [K/W] 0,11 0,25
CS2 [J/K] 0,60 0,09
RS3 [K/W] 0,10 0,18
CS3 [J/K] 8,42 1,21
RD1 [K/W] 0,08 0,11
CD1 [J/K] 0,06 0,01
RD2 [K/W] 0,27 0,31
CD2 [J/K] 0,25 0,07
RD3 [K/W] 0,24 0,22
CD3 [J/K] 3,47 0,99
Table 5.2: Thermal characterization results measured at TJ=150 °C.
89
5 Design of parallel active power filter
5.4.3 Losses and temperatures
For the calculation of semiconductor losses, the compensation current is
defined as
icomp(i) = Iˆ5sin(5ωnett) + Iˆ7sin(7ωnett) (5.29)
with ωnet = 2pifnet. The calculation is performed over one period Tp of
the supply frequency. Tp is calculated using
Tp =
1
fnet
. (5.30)
The RMS-value of icomp is
Icomp =
√√√√√ 1
Tp
Tp∫
0
i2comp(t)dt (5.31)
and the average absolute value is
I¯comp =
1
Tp
Tp∫
0
|icomp(t)|dt. (5.32)
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Figure 5.28: Compensation current
and APF output voltage used for
the calculation of semiconductor
losses.
With the given ripple filter induc-
tance and the supply voltage, the
APF output voltage vaf can be
calculated (fig. 5.28). In motor
drive applications, the mean and
effective currents through diodes
and switches depend on modula-
tion index m and cosϕ. The
currents through the switches in-
crease with higher m and higher
cosϕ, the diode currents behave
inversely. Considering a compen-
sation current without fundamen-
tal component and neglecting the
PWM dead time, the current dis-
tribution in the active power filter application is independent of m and
cosϕ. The compensation current has positive and negative values during
both half waves of the APF output voltage vaf . A higher m results in a
90
5.4 Design of inverter stage
higher conduction current during the first half wave of vaf (for the switch),
but lowers the conduction current in the second. On average, the conduc-
tion current does not change. The current through the diodes behaves
inversely. With average modulation index m¯ = 12 , the average conduction
current through switches and diodes can be calculated through
I¯cond =
1
2 I¯compm¯ =
1
4 I¯comp. (5.33)
The RMS current through switch and diode is derived by the same ap-
proach:
Icond =
√
1
2I
2
compm¯ =
1
2Icomp (5.34)
The conduction and switching power loss are dependent on the junction
temperature. Since only the values at TJ = 125◦C are available, the
following formulas are valid for 125°C only. The conduction power loss
is calculated using the common approximation with forward voltage and
differential resistance. The formula for the diode is
Pcond =
1
Tp
Tp∫
0
vf (t)if (t)dt ≈ I¯condVf0 + I2condrf . (5.35)
This formula is used for the IGBT conduction loss, too. The parameters
Vf0 and rf are replaced by Vce0 and rce in this case. For the MOSFET
conduction loss, only parameter Rds is necessary.
A simplified approach to calculate the semiconductor switching losses is
the assumption of linear dependency between DC-link voltage and the
energies Eon, Eoff and Err. The Eon and Eoff dependencies vs. current
are linear, too, as the measurements in fig. 5.19 and fig. 5.20 show. The
switching losses of IGBT and MOSFET are then
Psw,S = fsw
1
2
I¯comp
Itest
Vdc,af
Vtest
[
Eon + Eoff
]
(5.36)
with switching frequency fsw, DC-link voltage Vdc,af , test current at char-
acterization Itest and test voltage at characterization Vtest. The factor 12
is due to the fact that the switch conducts only during positive or negative
compensation current. The dependency of Err vs. current is linear for the
SiC-diode and approximated by the linear function Err2 for the standard
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diode (fig. 5.22). The diode losses are then
Psw,D = fsw
1
2
I¯comp
Itest,Err2
Vdc,af
Vtest,Err2
Err2 (5.37)
with test current at characterization Itest,Err2 and test voltage at char-
acterization Vtest,Err2. The factor 12 is due to the fact that one diode
conducts only during positive or negative compensation current.
All relevant parameters can be found in tab. 5.1. The steady state re-
sults, normalized to the IGBT’s switching losses, are summarized in tab.
5.3. The switching loss reduces by 80 % using the SiC-MOSFET. The
conduction power loss does not change significantly.
IGBT module MOSFET module rectifier module
Psw,S 1,00 0,20 n.A.
Pcond,S 0,09 0,06 n.A.
Psw,D 0,29 0,02 n.A.
Pcond,D 0,05 0,10 0,29
Psum 1,43 0,38 0,29
Table 5.3: Normalized power losses of power semiconductors
(TJ=125 °C).
The transient power loss in the IGBT chip is depicted in fig. 5.30 and the
corresponding spectrum in fig. 5.29. With the damping characteristic of
the thermal impedance Zth (fig. 5.29), the transient junction temperature
can be derived taking into account 89 °C cooling plate surface temperature
(fig. 5.30). The cooling plate surface temperature is described in chapter
2.6. The mean junction temperatures have values of 134 °C (NPT-IGBT)
and 112 °C (SiC-MOSFET). These values are not critical, since the IGBT
is rated for a junction temperature of maximum 150 °C ([111]) and the SiC-
MOSFET for 175 °C ([116]). The total power loss of the SiC-MOSFET
is 75% lower compared to the IGBT (tab. 5.3). However, due to the
significantly higher thermal impedance of the SiC-MOSFET chips (tab.
5.2), the junction temperatures show a quite low difference of 22 °C only.
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5.5 EMC and filter design
5.5.1 Differential mode filter
The ripple filter at the output of the APF dampens the noise generated by
the switching of the active filter. For the filter design, a spectrum of vcomp
is necessary. This can be derived by generating the switching vectors and
the resulting voltages with a Matlab m-file. The result is depicted in fig.
5.31 (time domain) and fig. 5.32 (frequency domain).
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Figure 5.31: Switched voltage gen-
erated by the APF inverter.
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Figure 5.32: Spectrum of switched
voltage in fig. 5.31.
The ripple current caused by the duplex inverter with a switching fre-
quency of 10 kHz is not considered. Inductor Ldc and DC-link capacitor
Cdc form a low-pass filter with a resonant frequency of 1370 Hz. Further-
more, the duplex topology with 180° phase shift between the two PWM
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carriers results in significantly lower current ripple in the DC-link.
Cf
Lnet
Rf
vcomp
Cxy
xyR
Lf
Figure 5.33: Ripple filter
with one LC-stage.
The simplest filter topology consists of
only one LC-stage and source inductance
Lnet. The corresponding single-phase
model, derived from the overall schematic
in fig. 5.1, is shown in fig. 5.33. At
frequencies above 150 kHz, the source
impedance is defined by a LISN as de-
scribed in chapter 3.3. DC-link inductor
Ldc and capacitor Cdc are not taken into account, since this path is non-
linearly connected to the rectifier. The main input filter has further differ-
ential and common mode capacitances, too. This is taken into account by
capacitance Cxy. The two common-mode chokes with their stray induc-
tances are not considered in the following approach, since the values are
negligibly small compared to the ripple filter inductances.
The ripple filter influence is depicted in fig. 5.34. The damping character-
istic has a minimum at resonant frequency fr (damping resistors are not
taken into account) with
fr =
1
2pi
√
LfLnet
Lf+Lnet
(
Cf + Cxy
) (5.38)
with Cxy = Cx + Cy. Due to this ripple filter, the phase current in time
domain shows a ringing with frequency fring (fig. 5.35), which is defined
by
fring =
1
2pi
√
Lnet
(
Cf + Cxy
) . (5.39)
Both fr and fring are only dependent on capacitance Cf , since Lf and
Lnet are already defined. fring is chosen as 25 kHz, which is low enough
to achieve a considerable filter damping at the switching frequency and
high enough to avoid interaction with the low frequency harmonics. The
necessary value of Cf is calculated through
Cf =
1(
2pifring
)2
Lnet
− Cxy. (5.40)
The consequence of the ringing is a non-compliance of harmonics 29, 31,
35 and 37 in the corresponding phase current spectrum (fig. 5.36). This
effect can be eliminated by a higher damping resistor of 7 Ω instead of
0.5 Ω, which results in 76 % higher loss and significantly lower damping
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Figure 5.34: Ripple filter damping and spectrum of phase current with
and without ripple filter according to fig. 5.33.
capability at higher frequencies. This result is derived from a simulation
with a filter capacitance Cf according to eq. 5.40.
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Figure 5.35: Phase current with
ripple filter according to fig. 5.33
(APF deactivated).
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Figure 5.36: Spectrum of current
in fig. 5.35.
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Figure 5.37: Ripple filter model
with parallel damping.
A higher damping resistor of 7 Ω
is not the preferred solution. Al-
ternatively, a damping resistor par-
allel to Cf could be considered.
However, the fundamental voltage
across Cf is the supply voltage of
nominal 230 V. To achieve similar
losses as calculated in fig. 5.34, a
resistance of 2.1 kΩ would be necessary. At the ringing frequency of 25 kHz,
the impedance of Cf is about 10 Ω and therefore a damping resistance of
2.1 kΩ will not have any effect.
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To lower the damping resistor, an LC-stage is integrated parallel to Cf
and serially to Rd with a resonant frequency of fring (fig. 5.37). The low
frequency high voltage amplitude is filtered out by Cd and the resonant
with Ld enables maximum damping for the resistor at fring. Furthermore,
Ld prevents a current flow through Rd at higher frequencies, which would
lead to additional losses. At the highest supply frequency of 800 Hz, the
impedance of Cd shall be 100 times above Rd as first assumption. This is
expressed by
Cd =
1
100Rd · 2pi800Hz . (5.41)
Ld is designed with respect to the desired resonant frequency of fring:
Ld =
1
(2pifring)2Cd
(5.42)
The simulation results in fig. 5.38 and fig. 5.39 show that the ringing
amplitude is lower and harmonics between 29th and 37th are compliant.
The damping characteristic in fig. 5.40 does not show big differences to
fig. 5.34, but the total damping losses are reduced by 42 % compared to
the model in fig. 5.33 with 0.5 Ω.
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Figure 5.38: Phase current with
additional parallel damping.
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Figure 5.39: Spectrum of current
in fig. 5.38.
96
5.5 EMC and filter design
10
4
10
5
10
6
0
40
80
120
f [Hz]
D
f 
[d
B
],
 i
p
h
as
e 
[d
B
µA
]
D
f
i
phase,woF
i
phase
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5.5.2 Common mode filter
The common-mode filter (fig. 5.1) consists of an LCL input filter and two
Cy at the DC-link. Fig. 5.41 shows the equivalent CM model derived
from the schematic in fig. 5.1. The common-mode (CM) voltage of the
active filter (vcm2) can be derived from the switching vectors generated in
section chapter 5.5.1. Fig. 5.42 displays the CM voltage in time-domain,
fig. 5.43 the corresponding spectrum. A realistic dv/dt of the edges (e.g.
10 kV/µs) has low impact in the calculated frequency range up to 10 MHz
and is therefore not implemented. In this case the motor inverter acts
as a further CM voltage source (vcm1). The generation of this voltage
is described in chapter 3.2. The Cy capacitance is chosen according
to standard ABD0100 1.2 ([117]), which requires a minimal impedance
between input phases and housing of 100 Ω at 10 kHz. With five Cy
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Figure 5.41: Equivalent model for the common-mode filter design.
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age in fig. 5.42.
capacitors, the maximum value for one Cy is:
Cy,max =
1
5 · 100Ω · 2pi · 10kHz ≈ 32nF (5.43)
The Cx and Cy capacitors are arranged in star topology to enable the use
of capacitors with 1200 Vdc rating. The necessary voltage rating must
be chosen according to the lightning and voltage spike requirements in
standard [11]. In principle, the Cx capacitors may be arranged in Δ-
topology, too. In this case, a voltage rating of at least 2 kVdc is necessary.
The impedances of rectifier (ZB6U) and power modules (Zinv1, Zinv2) are
measured by an impedance analyzer. Since the power modules have a
passive behaviour from the point of view of a CM current, z11 and z22 are
nearly identical and thus only the measurement of z11 and zsc is necessary.
The corresponding result for Zinv2 is depicted in fig. 5.44 and fig. 5.45. All
measured impedances are modelled by a passive network to simplify the
calculation of the entire CM model. The CM impedances of output cables
and motor (Zcab and Zmot) are described in chapter 3.2.5. The parasitic
capacitance of the IGBT driver boards and DC-link is estimated by the
parallel-plate capacitance formula (eq. 5.44):
CpAPF = 20r
Af
df
(5.44)
with distance between PCB and housing df , total floating area Af , 0 =
8.854Hm and r = 1. In the hardware, there are further parasitic capaci-
tances to earth potential, e.g. to the left and right side of the boards. Fur-
thermore, there is a shielding between controller board and IGBT drivers.
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10
3
10
4
10
5
10
6
10
7
10
8
10
0
10
2
10
4
measurement
model
f [Hz]
z s
c
,i
n
v
2
 [
Ω
]
Figure 5.45: Measurement of
short-circuit impedance zsc,inv2.
To take into account these parasitics, a factor of two is included in eq.
5.44. The result is 68 pF, which is small compared to the IGBT-module
with a z11 of 222 pF.
In this model, two CM voltage sources are present - duplex motor in-
verter and APF inverter. To calculate the resulting current through the
input phases, the superposition principle is applied. First, vcm2 is short-
circuited. The equivalent single-phase model is shown in fig. 5.46. The
input impedance Z5,11 is now parallel to the input impedance of Z3,11. To
simplify the calculation, Z5,11 is transformed to an own transfer matrix
T ′5.
T1 T2 T3
3
Lcm1 cm2L
lisnL
lisnR
3
Cy3
Clisn3
cm1v
Cy2
Ldc
T4
Zinv1 Zcab Zmot
2
1
2
1
2
1
ZB6U
2
1
Z5,11
T5'
Figure 5.46: Equivalent CM model with short-circuited voltage vcm2.
The equivalent model with summarized impedances changes according to
fig. 5.47, where
Z6 =
T6,11T6,21 T6,11 Z6,22Z6,21 − T6,12
1
T6,21
T6,22
T6,21
 (5.45)
with
T6 = T1T2T ′5T3. (5.46)
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cm1v
Z4,11
6,22Z6v
Figure 5.47: Equivalent model with short circuited source vcm2.
Voltage v6 (voltage at right hand side of T6) can be calculated with the
voltage divider formula:
v6 = − Z6,22
Z4,11 + Z6,22
vcm1 (5.47)
The current into Z6 is then:
i6 =
v6
Z6,22
(5.48)
With v6 and i6 the voltage across the LISN (T1) can be derived according
to fig. 5.48:
v1 = T6,11v6 + T6,12i6 (5.49)
To calculate the CM current without input filter (icm1,woF ), the input filter
represented by T2 is deactivated by setting
T2 =
[
1 0
0 1
]
. (5.50)
The resulting CM current icm1,woF into the supply is then calculated
through
icm1,woF =
v1
Z1,22
. (5.51)
T 2v1v
i1 2i
Figure 5.48: Input and output def-
inition of one transfer matrix.
34,11
Z5,11
Z12,22Z
cm2v
12v
Figure 5.49: Equivalent model
with short circuited source vcm1.
The second step is the short-circuit of vcm1. The resulting impedance
model is shown in fig. 5.49 with summarized matrices
T12 = T1T2 (5.52)
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and
T34 = T3T4. (5.53)
From the point of view of vcm2, impedances Z12,22 and Z34,11 are parallel.
Together with Z5, the schematic in fig. 5.49 can be derived. Voltage v12
can be calculated again using the voltage divider approach:
v12 = − Z12,22Z34,11
Z5,11
(
Z12,22 + Z34,11
)
+ Z12,22Z34,11
vcm2 (5.54)
The input current i12 at the right hand side of T12 is
i12 =
v12
Z12,22
. (5.55)
With v12 and i12 the voltage at the left hand side of T12 can be calculated
through
v12,left = v1 = T12,11v12 + T12,11i12, (5.56)
where v1 is the right hand side voltage of T1. v12,left and v1 are identical,
since the LISN (T1) does not have a voltage divider between right hand
and left hand side voltage. The CM current without input filter icm2,woF
is then
icm2,woF =
v1
Z1,22
= T12,11v12
Z1,22
+ T12,12v12
Z1,22Z12,22
. (5.57)
The total CM current without input filter (icm,woF ) is the sum of icm1,woF
and icm2,woF :
icm,woF = icm1,woF + icm2,woF (5.58)
The calculations from eq. 5.45 to eq. 5.57 have to be performed for
every single frequency in the required range. The results for icm1,woF and
icm2,woF are depicted in fig. 5.50 and fig. 5.51. Up to 150 kHz, icm1,woF
is above icm2,woF . From 150 kHz to 10 MHz, the active filter noise is
dominating. At e.g. 1 MHz, a the input filter must have an insertion
damping of at least 70 dB. Since Cy is already defined, only the value of
the common-mode chokes has to be determined. To avoid the specification
and purchasing of two different chokes, Lcm1 and Lcm2 are set to be equal.
To determine the necessary value Lcm for the two common-mode chokes,
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Figure 5.50: CM current icm1,woF
caused by vcm1 (without filter).
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Figure 5.51: CM current icm2,woF
caused by vcm2 (without filter).
the damping without input filter Dcm,woF has to be defined first:
Dcm,woF =
∣∣∣∣vcm2v1
∣∣∣∣ =
∣∣∣∣∣Z5,11
(
Z1,22 + Z34,11
)
+ Z1,22Z34,11
Z1,22Z34,11
∣∣∣∣∣ (5.59)
34,11
Z5,11
Z1,22Z
cm2v
1v
Figure 5.52: Simplified model for damping calculation.
This is done using the simplified model in fig. 5.52, where only vcm2 is
taken into account. vcm1 is negligible at frequencies above 150 kHz, since
the CM current icm1,woF is lower than icm2,woF . For the calculation of the
damping with filter Dcm, input filter Z2 is included by using Z12 instead
of Z1 in the damping formula:
Dcm =
∣∣∣∣vcm2v1
∣∣∣∣ =
∣∣∣∣∣Z5,11
(
Z12,22 + Z34,11
)
+ Z12,22Z34,11
Z12,22Z34,11
∣∣∣∣∣ (5.60)
At 1 MHz, the insertion damping of T2 should be 70 dB, i.e. Dcm should
be 70 dB above Dcm,woF . This is expressed by
Dcm,woF + 70dB −Dcm = 0. (5.61)
An analytical calculation of Lcm is theoretically possible, but the resulting
formula derived from eq. 5.61 is long and therefore eq. 5.61 is solved nu-
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Figure 5.53: CM current spectrum with (icm) and without input filter.
merically. The entire CM model is then calculated again with the resulting
value for Lcm and the proposed value for Cy. The comparison between the
total CM current with and without input filter is displayed in fig. 5.53.
The maximum damping is a achieved at about 800 kHz. At frequencies
above 800 kHz, the impedance of the CM chokes decreases due to the
parasitic capacitance and therefore the damping cannot further increase.
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6 Analysis and design of control
algorithm
6.1 Main structure
The current control algorithm has to be robust and accurate during steady
state conditions. During frequency steps or ramps, the active filter must
remain stable and follow with reasonable compensation performance but
without faults or loss of control. To cope with both requirements, the
control algorithm (fig. 6.1) consists of two parts. The basic APF operation
current
control
selective
signal analysis
PWM
phasei
irefinstantaneous
power theory
vphase
voltage
control
P
L
L
chapter 6.2chapter 6.3
chapter 6.4
chapter 6.5chapter 6.6
dc,afv
iref,SSA
Figure 6.1: Proposed two-stage algorithm with fundamental reference
current generation through the instantaneous power theory and har-
monic control through the selective signal analysis.
is performed by the current control (chapter 6.2), voltage control (chapter
6.4) and fundamental reference current generation based on instantaneous
power theory (chapter 6.3). The instantaneous power calculation does not
require a line synchronization and therefore offers a very high robustness.
The second part consists of the selective signal analysis (SSA) (chapter 6.5)
and a phase locked loop for line synchronization (chapter 6.6). Due to the
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small filter inductances Lf , the current control gain is small (eq. 6.17).
Without SSA, the resulting compensation performance is not sufficient
(fig. 6.10). Hence, the SSA is necessary to achieve the required accuracy
of less then 2% for the 5th and 7th harmonics.
The error amplifier is realized by a P current controller, which is supported
by a voltage feed forward. The switching frequency fsw and the sample
frequency fs are 60 kHz with periods
Ts =
1
fs
(6.1)
and
Tsw =
1
fsw
. (6.2)
According to the requirements, the three phase currents iphase shall be
used for the APF control. The rectifier and compensation currents are not
measured. Furthermore, the three phase-to-phase input voltages and the
APF DC-link voltage are measured.
6.2 Analysis of current control loop
G Gc inv Gf
GAD
GAD
phaseiiref
vphase
iB6UGp
Figure 6.2: Structure of proposed current
controller.
A functional diagram of
the current control loop
is depicted in fig. 6.2
with transfer functions Gc
for the control, Ginv for
the inverter, GAD for the
analogue-to-digital conver-
sion, Gf for the ripple filter
and Gp for the total hard-
ware process. According to
[118], a digital system can be approximated by multiplying the continuous
transfer function with a dead time TD of half the sample time Ts. This
approximation is valid, if fs is at least 6 times above the highest relevant
system frequency fmax. This is expressed by
fs
fmax
≥ 6 (6.3)
In this application, fmax is the 7th harmonic of the 800 Hz supply (5,6 kHz)
and the sampling as well as the switching frequency is 60 kHz. Hence, this
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approximation is valid and TD is added to the inverter dead time (eq. 6.5).
The inverter stage with NPT-IGBTs is considered to be linear, but with a
delay of
Tinv = 1,5Tsw. (6.4)
This is a common approach. One period Tsw is due to the sampling and a
further 12Tsw is necessary, until the new inverter output voltages have an
effect. The total delay Tt is
Tt = TD + Tinv = 2,0Tsw (6.5)
To avoid the use of a non-linear dead time, delay Tt is approximated by
a 1st order low-pass filter. As described in [119], the area between step
responses of dead time and its approximation in the range from 0 to ∞
seconds must be zero. Considering this requirement, the equivalent time
constant of the low-pass filter is equal to the dead time. The transfer
function comprising delay Tt is then
Ginv =
1
1 + sTt
. (6.6)
~
~
~
Lnet
30 kW
Controller
V V
V
PWM
1v
v2 900 Vdc
Ldc
C
C
R
R
V
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230 V
Figure 6.3: Test setup to derive lin-
earity, gain and delay of APF in-
verter stage.
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Figure 6.4: Measurement of v1 and
v2 according to fig. 6.3. The de-
lay of inverter output voltage v2 is
about 2.2Tsw.
To verify the assumption of Tt = 2.0Tsw, a measurement according to fig.
6.3 is performed. The APF is disconnected from the main power supply
and powered by a DC-source. The APF controller measures the phase-to-
phase voltages and calculates the phase-to-neutral voltage. This voltage
is reproduced by the APF inverter. The RL-load is necessary to drive the
inverter in a realistic condition. A simple RC filter is applied to filter the
switched voltages. v1 and v2 are measured with an oscilloscope (fig. 6.4).
Since v1 is filtered by an RC filter with equal parameters, the phase shift
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at 400 Hz is equal for v1 and v2 and can be therefore neglected. The gain
error between v1 and v2 is compensated for in software. The phase shift
is about 2.2Tsw, which is not so far from the assumption of 2.0Tsw. For
further analysis, 2.2Tsw is used.
Cf
Lnet
Rf
vcomp
Cxy
xyR
Lf RLf
Figure 6.5: Simplified model of the control process.
The simplified model of the ripple filter shown in fig. 6.5. The ripple
filter consists of a single-stage LCR topology (Lf , Cf and Rf ). RLf is the
ohmic resistance of Lf . The filter capacitors Cf and Cxy are not taken
into consideration, since the dominant time constant is defined through the
inductors. Hence, the transfer function Gf1 can be modelled through a
first-order low-pass filter comprising filter inductor Lf , source inductance
Lnet and RLf as ohmic resistance of Lf :
Gf1 =
1
RLf
1 + sLAPFRLf
(6.7)
with total control relevant inductance LAPF = Lf +Lnet. GAD is negligi-
ble, since the analogue-to-digital conversion time in the DSP is in the range
of 100 ns and the discretization is already considered by TD. Furthermore,
the sensors have a bandwidth of at least 60 kHz, which corresponds to a
delay of about 0.16Tsw. Compared to the Tt of 2.2Tsw, this influence is
negligible.
The complete process transfer function Gp1 consists of Ginv and Gf1:
Gp1 =
1
RLf
(1 + sLAPFRLf )(1 + sTt)
(6.8)
This second-order low-pass filter has a dominant time constant (LAPFRLf ),
which enables the compensation by a PI-controller with transfer function
Gc1 = Kcc
1 + sTi
sTi
, (6.9)
where Kcc is the gain and Ti the integral time constant. The complete
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closed-loop function is
Gcc1 =
Gc1Gp1
1 +Gc1Gp1
=
Kcc
RLf
(1+sTi)
sTi(1+s
LAPF
RLf
)(1+sTt)
1 +
Kcc
RLf
(1+sTi)
sTi(1+s
LAPF
RLf
)(1+sTt)
. (6.10)
By setting Ti to
Ti =
LAPF
RLf
, (6.11)
the terms 1 + sLAPFRLf cancel each other out and Gcc1 is simplified to
Gcc1 =
Kcc
RLf
s
LAPF
RLf
(1+sTt)
1 +
Kcc
RLf
s
LAPF
RLf
(1+sTt)
= 1
1 + sLAPFKcc + s
2 LAPFTt
Kcc
. (6.12)
If the dominant time constant in Gp is unknown or has high tolerances, the
compensation is not possible. In this case, the filter inductance Lf has a
typical tolerance of about ±20%. Furthermore, the source inductance Lnet
is only valid for laboratory experiments. The real inductance of generator
and cables in the aircraft is unknown. Hence, the first approach with the
PI-controller and the compensation of time constant cannot be applied.
The second approach uses a P-controller and considers a purely integral
behaviour of the ripple filter. The transfer function of the controller is
then
Gc2 = Kcc (6.13)
and the ripple filter function is
Gf2 =
1
sLAPF
. (6.14)
The process function is defined by
Gp2 =
1
sLAPF (1 + sTt)
. (6.15)
The resulting closed loop transfer function
Gcc2 =
Gc2Gp2
1 +Gc2Gp2
= 1
1 + sLAPFKcc + s
2 LAPFTt
Kcc
(6.16)
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is identical to Gcc1. For the further design process, the second solution
with a pure P-controller is used. The dependency of Kcc on the desired
damping Dcc is
Kcc =
LAPF
4D2ccTt
(6.17)
(chapter A.1.3). To get the best reference-variable response of the control
system, damping Dcc is set to 1√2 (optimum amount criterium). As shown
in fig. 5.3, the value of Lf is very small. Hence, the current control gain
Kcc is small, too, which leads to a high systematic control error. The
result is an insufficient compensation quality as described in the following
section.
6.3 Reference current generation with
instantaneous power theory
A very common methodology for deriving reference currents in an active
power filter application is based on the instantaneous power theory (fig.
6.6, [120], [121], [122]).
pq-calculation
phasei
iref
voltage control
T2IP
T1IP
AC
AC
phasev
phasev
dc,afv
pIP pIP calculation iref
Figure 6.6: Reference current generation based on instantaneous power
theory.
Phase voltages and currents are transformed into the static α− β coordi-
nate system through
[
vα
vβ
]
=
√
2
3
[
AC
] vavb
vc
 = √23
[
1 − 12 − 12
0
√
3
2 −
√
3
2
]vavb
vc
 (6.18)
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and
[
iα
iβ
]
=
√
2
3
[
AC
] iaib
ic
 = √23
[
1 − 12 − 12
0
√
3
2 −
√
3
2
]iaib
ic
 , (6.19)
with Clarke transformation matrix AC . The instantaneous real and imag-
inary power are calculated using[
pIP
qIP
]
=
[
vα vβ
−vβ vα
][
iα
iβ
]
. (6.20)
The reference currents are calculated throughia,refib,ref
ic,ref
 = p¯IP
v2α + v2β
vavb
vc
 (6.21)
with low-pass filtered real power p¯IP . Due to the distorted voltage and
current waveforms, the resulting power has a ripple. This ripple has a
frequency of six times the supply frequency and is damped using a first
order low-pass filter with time constant T2IP . The time constant T2IP
(chapter A.1.5) is defined by the desired dampingD2IP of the 6th harmonic
at 360 Hz supply frequency:
T2IP =
√
D2IP − 1
ω26
(6.22)
with ω6 = 6 · 2pi · 360Hz.
Optionally, a second low-pass filter T1IP can be implemented to dampen
high frequency components in vnet. In this proposed control algorithm,
low-pass filter T1IP is not implemented. Fig. 6.7 shows simulated phase
voltage and current during full power operation with diode bridge rectifier.
The step response of p¯IP is depicted in fig. 6.8.
The derived reference current during diode bridge operation is shown in
fig. 6.9. Fig. 6.10 compares reference current and achieved phase current
during compensation. The compensation quality is not sufficient due to
the small current control gain Kcc. To ensure the requirement on com-
pensation accuracy, the basic control algorithm with instantaneous power
theory must be extended by an additional control component - the selec-
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Figure 6.7: Distorted phase voltage
and phase current during diode
bridge operation.
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ing diode bridge operation.
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culated with eq. 6.21 without
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Figure 6.10: Derived reference cur-
rent and phase current during
compensation.
tive signal analysis (SSA) (fig. 6.1), which is described in chapter 6.5.
The delay of the instantaneous power calculation caused by time constant
T2IP charges the APF DC-link during a full load dump. Considering an
error (e.g. an over-temperature in the duplex motor), the PWM signals
of the main inverter are deactivated automatically by a hardware circuit.
This results in a very fast power drop from nominal power Pnom to zero
and is expressed by
pload(t) =
Pnom
2
(
1− sgn(t)). (6.23)
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Due to the low pass filter T2IP , the calculated instantaneous power pIP (t)
in the APF controller has a delay (fig. 6.11) and is described by
pIP (t) = Pnome−
t
T2IP (6.24)
for t ≥ 0 s. The difference between real power pload(t) and calculated
power pIP (t) is named pz(t) and defined as
pz(t) = pIP (t)− pload(t) = Pnome−
t
T2IP (6.25)
for t ≥ 0 s. Without voltage control, the power difference respectively
power disturbance pz(t) charges the DC-link to
Vdc,wC =
√
2PnomT2IP
Cdc,af
+ V 2ref (6.26)
with APF DC-link capacitance Cdc,af and reference DC-link voltage Vref
(chapter A.1.6). Since Pnom and Vref are fixed, the resulting DC-link volt-
age depends on Cdc,af and T2IP only. The loss of control can occur if the
voltage sensor has an error or runs into saturation.
-5 0 5 10
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0
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IP
(t)p
load
(t)
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p
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k
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]
Figure 6.11: Load dump at occurrence of an error and calculated power
by instantaneous power theory.
The power characteristic during E-ECS start-up is not critical, since the
motor ramps up to full power within 2 s (chapter 2.4). Hence, only the
load dump is considered for the design of voltage control algorithm in the
following section.
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6.4 Voltage control of APF DC-link
The schematic of the voltage control loop is depicted in fig. 6.12. APF
inverter, inductances and other delays are not taken into account, since
the dominant time constant in the process is caused by the APF DC-
link capacitance Cdc,af . GV C represents the PID-T1 controller, GpV C the
process with Cdc,af . The reference voltage Vref is smoothed by a low-pass
filter with time constant T1V C . Since the reference voltage is not changed
during the normal APF operation, this time constant is not critical and is
set to 50 ms at all simulations and laboratory measurements.
z
p
refV GpVC dc,afv
ref2V
T1VC
GcVC
Figure 6.12: Schematic of voltage control loop.
The DC-link voltage is adjusted by adding positive or negative power to
the calculated instantaneous power (fig. 6.6), i.e. the output of GV C is a
power. The disturbance power pz is caused by the delay of instantaneous
power calculation during a load dump (see previous section). The most
important task of the APF voltage control is the overvoltage protection
during this load dump.
The voltage of a capacitance, which is charged by a constant power P , has
a non-linear characteristic with
vC(t) =
√
2P
Cdc,af
t (6.27)
(fig. 6.13). That is why a linearization at the working point is neces-
sary before applying the standard analysis methods with Laplace transfer
functions. The linearized function at Vref is defined by
vC,lin(t) =
P
VrefCdc,af
t+ 12Vref (6.28)
and depicted in fig. 6.13.
The main time constant in the process is caused by Cdc,af . The influence
of inductors, inverter and sensors are negligibly small. The process transfer
function can then be defined as
GpV C =
1
sVrefCdc,af
. (6.29)
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Figure 6.13: Voltage vC at Cdc,af when charged with constant power of
2 kW and linearization at operating point Vref .
As control topology, a classical PID-T1 type is applied:
GcV C = KpV C +
1
TiV Cs
+ sTdV C
sT2V C + 1
(6.30)
The resulting reference and disturbance transfer functions are defined by
GV C =
(
TdTi +KpTiT2
)
s2 +
(
KpTi + T2
)
s+ 1
TiT2VrefCdc,afs3 +
(
TiVrefCdc,af + TdTi +KpTiT2
)
s2 + ...
+
(
KpTi + T2
)
s+ 1
(6.31)
and
GzV C =
TiT2s
2 + Tis
TiT2VrefCdc,afs3 +
(
TiVrefCdc,af + TdTi +KpTiT2
)
s2 + ...
+
(
KpTi + T2
)
s+ 1
.
(6.32)
The index "VC" at the parameters is omitted for reasons of clarity and
readability.
The P-component alone should be able to reduce the steady-state control
error to less than 2 % considering the necessary charging power Ploss (Ploss
are mainly the inverter losses). Thus, the minimum required value for
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KpV C can be calculated through
KpV C =
Ploss
0.02Vref
. (6.33)
The integral component is important only for tracking the low-pass fil-
tered reference voltage Vref2. The differential part is important only for
disturbances such as the load dump. Thus, the differential component is
not taken into account for the design of integral component. The resulting
closed-loop reference transfer function is
GiV C =
1 +KiV CTiV Cs
1 +KiV CTiV Cs+ TiV CVrefCdc,afs2
. (6.34)
Without the term KiV CTiV Cs in the nominator, GiV C would be a second-
order low-pass filter. If a second-order low-pass filter consists of two first-
order low-pass filters in series, the resulting step response shows no over-
shoot. This criterium is used for GiV C :
GiV C =
1 +KiV CTiV Cs
(1 + TV Cs)2
= 1 +KiV CTiV Cs1 + 2TV Cs+ T 2V Cs2
(6.35)
with
TV C =
2VrefCdc,af
KpV C
. (6.36)
By coefficient comparison, the formula for the necessary integral time con-
stant Ti is developed to
Ti =
4VrefCdc,af
K2pV C
. (6.37)
The low pass filter with T2V C dampens the high frequency noise to avoid
additional disturbances by the D-component in GcV C . In this application,
the switching and sampling frequency at fsw = 60 kHz is the main noise
source. The time constant is calculated using
T2V C =
√
D22V C − 1
(2pifsw)2
(6.38)
where D2V C is the desired damping at fsw. For the design of D-component
time constant TdV C , GV C with open control loop (GoV C) is considered. If
the disturbance shown in fig. 6.11 occurs, the short time peak power into
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the APF DC-link is 46 kW. The maximum output of the D-T1 element
shall be 46 kW, too. With GoV C and low pass filter T2V C , the maximum
value of time constant TdV C can be calculated:
TdV C,max = VrefCdc,af
(
1
2 + T2V Cfs
)
(6.39)
For a first evaluation of the voltage controller, the damping D2V C is set to
40 dB and TdV C is set to 0,1TdV C,max. However, both the time constant
T2V C and TdV C are strongly dependent on the noise of real application
and have to be optimized in the prototype.
The response of GV C on the filtered reference voltage Vref2 is depicted
in fig. 6.14. The behaviour is excellent, since the time constant of GiV C
is significantly smaller than the 50 ms, which are used for time constant
T1V C .
0 100 200 300
0
0.5
1
1.5
t [ms]
re
sp
o
n
se
 o
f 
G
V
C
Figure 6.14: Response of GV C on Vref2. Vref2 is not plotted, since there
is nearly no difference to the GV C response.
The disturbance pz(t) caused by the load dump and the behaviour of con-
trolled DC-link voltage (GzV C) are depicted in fig. 6.15. The voltage
overshoot is about 120 V, which is not critical for 1700 V power semicon-
ductors. The D-component could be increased, since the PID-T1 control
stage has a maximum output pC(t) of about 24 kW only (fig. 6.16).
The low-frequency DC-link ripple (fig. 5.4) is caused be the generation
of harmonics and cannot be avoided. If the voltage control compensates
for this ripple, it would work against the current control. That is why the
insertion damping of GcV C shall be as small as possible at the 6th harmonic
of the lowest supply frequency 360 Hz (2160 Hz). Fig. 6.17 displays a
comparison between GpV C and GzV C . At 2160 Hz the difference is 1.7 dB,
which is very small. Furthermore, the simulation results in chapter 6.7 do
not show any negative effects due to the voltage control.
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(6th harmonic of 360 Hz) the voltage control causes only 1.7 dB addi-
tional damping.
6.5 Design of selective signal analysis
As described in chapter 6.3, the basic control algorithm with instantaneous
power is extended by a harmonic analysing component (fig. 6.1). There are
several methods to analyse a signal for certain frequency components. The
digital Fourier transform (DFT) is supported by many signal processors,
but can only be calculated cyclically, requiring interrupts and harmonics
management. The rotating dq-frame method is very common, but offers
little flexibility, since all three phases are calculated simultaneously. This
is critical, especially in applications with high switching frequencies, since
the available processing time of the digital signal processor (DSP) is lim-
ited. Both disadvantages can be avoided by applying the selective signal
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analysis (SSA) [88] as shown in fig. 6.18. The SSA continuously analyses
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Figure 6.18: Selective signal analysis of one phase current for the 5th
harmonic. The blue parts are hardware components.
the phase currents for complex components of the 5th and 7th harmon-
ics. These components are low pass filtered, transformed into sinusoidal
signals added to the existing reference current iref . Hence, the generated
compensation current icomp changes according to iref,SSA and reduces the
harmonic content of iphase. The integral behaviour of the SSA varies the
real and imaginary components of the analysed current harmonic until the
corresponding content in iphase is zero.
current
control
PWM
iref
iref,SSA
ref,sumi
Figure 6.19: Reference current iref , SSA reference current iref,SSA and
total reference current iref,sum.
Fig. 6.19 clarifies the function of the SSA. The basic reference current
iref consisting of the fundamental only is calculated by the instantaneous
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power theory. The SSA adds iref,SSA consisting of the 5th and 7th har-
monics on iref . This sum (iref,sum) is fed into the current controller.
Since the basic active filter operation is always ensured by the instanta-
neous power algorithm, the SSA dynamics are not critical. Therefore, the
number of phases and harmonics, which are analysed simultaneously, can
be chosen dependent on the available processing power of the controller.
The slowest solution is to multiplex the four signals (2 times 5th, 2 times
7th), e.g. while analysing phase A on 5th harmonic, the other three am-
plitudes remain constant. The next signal is the 5th harmonic in phase B,
then 7th harmonic in phase A and 7th harmonic in phase B. Since there
is no neutral phase, the correction current of phase C is calculated by the
law of Kirchhoff. The multiplex approach has been successfully tested in
simulation and prototype.
The mathematical description of the 5th harmonic without low pass filters
and APF inverter is described by
iref,SSA(t) = KSSA
[
sin(5ωnett)
∫ (
iphase(t) sin(5ωnett)dt
)
+
cos(5ωnett)
∫ (
iphase(t) cos(5ωnett)dt
)]
.
(6.40)
Until the content of 5th harmonic in iphase is unequal zero, the integrators
increase or reduce the real and imaginary components (Iˆ5,re and Iˆ5,im).
The amplitude of the 5th harmonic is defined by
Iˆ5 =
√
Iˆ25,re + Iˆ25,im. (6.41)
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Figure 6.20: 5th harmonic in
time domain (i5) at 400 Hz.
The amplitude is named Iˆ5.
The following algorithm analysis is de-
scribed for the 5th harmonic. The formulas
for the 7th harmonic are analogous. The
behaviour of the 5th harmonic is evaluated
by the amplitude Iˆ5 (fig. 6.20).
The biggest amplitude, which must be
damped by low-pass filter T5SSA is the 6th
harmonic. Hence, time constant T5SSA is
defined by the desired damping at the low-
est supply frequency of 360 Hz:
T5SSA =
√
D25SSA − 1
ω26
(6.42)
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with ω6 = 6 · 2pi · 360Hz. Considering an ideal behaviour of the APF
inverter (Gcc2 = 1), the characteristic of the amplitude of 5th harmonic
can be expressed as the transfer function
G5SSA =
1
1 + s 2KSSA + s
2 T5SSA
KSSA
(6.43)
The standard form for this transfer function is
G5SSA =
1
1 + s2DSSATSSA + s2T 2SSA
(6.44)
with
TSSA = 2T5SSAD5SSA. (6.45)
By efficient comparison between eq. 6.43 and eq. 6.44, gain KSSA (valid
for 5th and 7th harmonic) can be determined through
KSSA =
1
2D2SSAT5SSA
. (6.46)
For the first design, the optimum amount criterium with DSSA = 1√2 is
chosen. This value is valid for the transfer function of 7th harmonic, too.
The influence of T5SSA, respectively D5SSA, on the step response of the
amplitude of the 5th harmonic is depicted in fig. 6.21. The steady-state
condition is reached after about 20 ms.
0 10 20 30
0
0.5
1
1.5
t [ms]
Î 5
 [
A
]
20 25 30dB (D
5SSA
)
simulation
model
.
Figure 6.21: Step responses of amplitude of 5th harmonic for different
values of D5SSA.
Considering the real behaviour of the APF inverter with Gcc2 in eq. 6.16,
the low-pass filter characteristic of Gcc2 has to be taken into account. The
5th harmonic current i5(t) is damped and phase shifted by Gcc2. The
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damping of Gcc2 at the 5th harmonic is calculated through
Dcc5 =
∣∣∣ 1
Gcc2(jω5)
∣∣∣ = √(1− ω25 LAPFTtKcc
)2
+
(
ω5
LAPF
Kcc
)2
(6.47)
and the phase shift through
ϕcc5 = arg
(
Gcc2(jω5)
)
= − arctan
(
1
Kcc
ω5LAPF
− ω5Tt
)
(6.48)
with ω5 = 5·2pi ·400Hz. Especially the phase shift ϕcc5 has a big impact on
the SSA transfer function G5SSA. Taking into account ϕcc5, the behaviour
of 5th is determined by
G5SSA2 =
Dcc5
1 + s2DSSATSSA2 + s2T 2SSA2
(6.49)
with
TSSA2 =
1
2D2SSAKSSA2
. (6.50)
Fig. 6.22 depicts the simulated step response of the 5th harmonic am-
plitude with real Gcc2 and compares the result with the simplified model
described by G5SSA2. To achieve a behaviour similar to the result in fig.
6.21 (DSSA = 1√2 ), the gain KSSA2 must be significantly lowered to
KSSA2 =
1
360KSSA. (6.51)
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Figure 6.22: Simulation of 5th har-
monic amplitude with real Gcc2
and approximation by GSSA2.
Subsequently, the time constant
TSSA2 is 360 times higher, which
results in a very slowly step re-
sponse as shown in fig. 6.22.
The compensation with parame-
ters Dcc5 and −ϕcc5 reduces the
influence of the real Gcc2. As de-
picted in fig. 6.18, the calculated
compensation current is shifted by
−ϕcc5 and multiplied by Dcc5. Im-
plementing this compensation, the
behaviour can be described with
eq. 6.43 again. However, this
is only valid for the nominal fre-
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quency of 400 Hz. At e.g. 800 Hz,
phase shift and damping of Gcc2 are higher. To achieve an optimized
behaviour at other frequencies than 400 Hz, ϕcc5 has to be implemented
dependent on fpll (calculated frequency by PLL circuit in chapter 6.6).
ϕcc5(fpll) is linearized between 400 and 800 Hz using
ϕcc5(fpll) = ϕcc5,400 +
ϕcc5,800 − ϕcc5,400
400 (fpll − 400). (6.52)
where ϕcc5,400 is the phase shift of 5th harmonic at 400 Hz (caused by
Gcc2) and ϕcc5,800 is the phase shift at 800 Hz. Furthermore Dcc5 is kept
constant, since the main Gcc2 influence is caused by the phase shift. The
difference between constant and variable ϕcc5 is shown in fig. 6.23 and fig.
6.24. The step response with constant ϕcc5 exhibits a stable and acceptable
behaviour. The Gcc2 compensation with variable ϕcc5 in fig. 6.24 shows
better results. Dcc5 is constant during these simulations according to eq.
6.47, i.e. the damping of Gcc2 is compensated for only at 400 Hz. At 600
and 800 Hz the Gcc2 damping is higher. To overcome this effect, the SSA
is forced to increase the amplitude as depicted in fig. 6.23 and fig. 6.24.
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Figure 6.23: Simulated step re-
sponse of 5th harmonic amplitude
with constant ϕcc5 and constant
Dcc5 at different frequencies.
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Figure 6.24: Simulated step re-
sponse of 5th harmonic amplitude
with variable ϕcc5 according to eq.
6.52 and constant Dcc5.
In the APF prototype, the SSA is implemented with variable ϕcc5 and
constant Dcc5.
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6.6 Line synchronization with phase locked
loop
To calculate the content of 5th and 7th harmonics, synchronization with
the supply frequency is necessary. In [123], an interesting approach for
real-time estimation of fundamental frequency for aerospace applications
is presented. However, at least three rotating frames and a buffer for
storing sampled data are required. For this application, a conventional
phase locked loop (PLL) (fig. 6.25) is implemented, which is expected to
require less processing power, since only one rotating frame is used and
no buffer is required. The measured phase to phase voltages vab, vbc and
2
qV
dVvab vbc vca
pPLLK
AC PA
T1PLL
fpll
φ 
π 
K iPLL
pll
Figure 6.25: Proposed PLL circuit.
vca are transformed into the α-β-coordinate system using eq. 6.18. The
transformation into the synchronous reference frame is done by[
Vd
Vq
]
=
[
AP
] [
vα
vβ
]
=
[
sin(ωnett) cos(ωnett)
− cos(ωnett) sin(ωnett)
][
vα
vβ
]
. (6.53)
The signal of interest is Vq. Considering ideal sinusoidal waveforms, Vq
can be simplified to
Vq = 3Vnet sin(ϕe) (6.54)
with RMS phase voltage Vnet and phase shift between PLL and supply ϕe.
The derivation of Vq is described in chapter A.1.4. The loop filter Glf (s)
comprises an integrator with feedback KpPLL:
Glf (s) =
1
KpPLL
1 + s 1KiPLLKpPLL
(6.55)
Considering the phase voltage in fig. 6.7, Vq exhibits the characteristic
shown in fig. 6.26. The main component is the 6th harmonic with an
amplitude of about 50 V. To dampen this frequency, a 1st order low pass
124
6.6 Line synchronization with phase locked loop
filter with time constant T1PLL is implemented:
T1PLL =
√
D21PLL,ref − 1
ω26
(6.56)
with ω6 = 6·2pi ·360Hz. The resulting Vq with filter is depicted in fig. 6.26.
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Figure 6.26: Signal Vq with and without low pass filter.
The peak-to-peak ripple is reduced by 85%. For the design of KpPLL, the
damping of filter T1PLL at maximum supply frequency fmax is necessary:
D1PLL,max = 1 + (2pifmaxT1PLL)2 (6.57)
Considering this low-pass filter, the equation for Vq in steady state PLL
operation (ωnet = ωPLL) changes as follows:
Vq =
3Vnet sin(ϕe)
D1PLL,max
(6.58)
The calculated frequency fpll is directly linked to Vq via loop filter Glf (s),
which can be expressed in steady-state operation by
fpll = VqGlf (0) =
Vq
KpPLL
. (6.59)
The maximum possible value for Vq appears at phase shift ϕe = −pi2 .
Hence, the maximum KpPLL can be derived:
KpPLL,max =
3Vnet
D1PLL,maxfmax
(6.60)
Considering steady state PLL operation and an occurrence of the maxi-
mum frequency step of 50 Hz, the resulting Vq has a main frequency of
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50 Hz. The loop filter Glf causes a phase shift of this frequency. To en-
sure stable tracking performance, the phase shift should be maximum 14pi.
With these constraints, the minimal value of KiPLL can be determined to
KiPLL,min =
2pi · 50Hz
KpPLLtan( 14pi)
. (6.61)
The performance of the proposed PLL during frequency ramps and steps
is described in chapter 6.7. The PLL parameters have to be optimized
directly on the prototype. The presented formulas limit the parameters
and offer a reasonable start value for the first experiments.
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6.7 Modelling and simulation
The simulation of the APF is performed in Matlab / Simulink with tool-
boxes Simscape and SimPowerSystems. Fig. A.5 shows the entire model,
which comprises several subsystems and C-code s-functions. All constants
are defined by variables, which can be set and changed in a Matlab m-file.
The analogue parts are simulated with a variable step size with a maxi-
mum of 0,1Ts. The digital control parts are calculated according to the
prototype settings with step sizes of Ts (basic control) and 2Ts (PLL +
SSA). This model delivers functional and qualitative results. Power loss
and EMC issues are not treated in this simulation. To keep the simula-
tion times in an acceptable range, almost ideal components are applied.
The APF inverter is modelled by a state-space average model, which al-
lows a bidirectional power flow into the DC-link. The power supply block
contains ideal frequency variable three-phase voltage sources. The source
impedance is represented by Lnet and Rnet. All voltage and current sen-
sors have an ideal behaviour. The diodes in the bridge rectifier have a
forward voltage and differential resistance, but no reverse recovery charge.
All chokes are purely inductive without capacitive or resistive parasitics.
The load is a resistor with a power of PECS . The ripple filter is designed
according to chapter 5.5.1. All blocks for APF control are programmed in
C-code, which partly can be reused for the DSP software in the prototype.
The phase current and corresponding spectrum for the diode bridge rec-
tifier only are depicted in fig. 6.27 and fig. 6.29. Only the 5th and 7th
harmonics exceed the allowed limit of 2 %.
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Figure 6.27: Phase current
with diode bridge rectifier only
(fnet=400 Hz)
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Figure 6.28: Spectrum of diode
bridge current. Only the 5th and
7th harmonics exceed the limits.
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With active power filter, the phase current changes according to fig. 6.29,
the contents of 5th and 7th harmonics are lower than 0,1 % (fig. 6.30).
The phase current and corresponding spectrum at 800 Hz are depicted in
fig. 6.31 and fig. 6.32.
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Figure 6.29: Phase current during
APF operation at 400 Hz.
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Figure 6.30: Spectrum of phase
current in fig. 6.29.
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Figure 6.31: Phase current during
APF operation at 800 Hz.
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Figure 6.32: Spectrum of phase
current in fig. 6.31.
The phase current change from pure rectifier to full APF operation ist
depicted in fig. 6.33. The corresponding content of 5th and 7th harmonics
is shown in fig. 6.34. After diode bridge operation during the first 10 ms,
the fundamental APF control is activated, which results in about 5 A
lower amplitude of the 5th harmonics. The 7th harmonic does not change
significantly. At 22.5 ms, the selective signal analysis is activated. Now
the 5th and 7th harmonics are compensated very accurately to amplitudes
lower than 50 mA.
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Figure 6.33: Phase current change from pure rectifier to full APF oper-
ation.
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Figure 6.34: Content of 5th and 7th harmonics of phase current in fig.
6.33.
During APF operation, the voltage ripple at the main DC-link increases
from 7.14 V to 14.63 V (fig. 6.35). As described in tab. 2.4, the DC-link
must remain below 16 dBVRMS, which is approximately 17.8 Vpp. The
simulation proves the compliance with this requirement.
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Figure 6.35: DC-link voltage of main DC-link with and without compen-
sation through the APF.
As discussed in chapter 6.4, the voltage control cannot compensate for the
power ripple caused by the compensation currents. Thus, the APF DC-
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link voltage shows a ripple with a frequency of 6fnet (fig. 6.36). The peak
to peak value in this working point is 33 V, which is about 3,9 % related
to the mean value of 850 V. The phase current and DC-link voltage at
occurrence of a load dump are depicted in fig. 6.37. The peak voltage is
about 1000 V, which is slightly above the model result in chapter 6.4. This
is mainly caused by the discrete simulation with 60 kHz. The steady-state
condition is reached after 15 ms.
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Figure 6.36: Compensation cur-
rent and APF DC-link voltage
during compensation.
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Figure 6.37: APF DC-link voltage
and phase current at load dump
from 46 kW to 0 kW.
The behaviour of PLL and SSA during frequency ramp and step is excellent
(fig. 6.38 and fig. 6.39). There are no instabilities and the steady-state
condition is achieved within 20 ms after start of the SSA (step response,
fig. 6.39).
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Figure 6.38: Calculated frequency
and harmonic amplitudes during
supply frequency ramp from 360
to 800 Hz.
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7.1 Laboratory prototype
The schematic of the laboratory prototype is depicted in fig. 5.1 and the
corresponding prototype in fig. 7.2. To limit the effort of the hardware
integration and manual choke production, the ripple filter is realized as
single-stage LC-topology. The inverter stage (fig. 7.3) is arranged un-
der the controller board. The numbered components are described in the
following list:
1: load DC-link capacitors (each 12Cdc)
2: DC-link inductors (Ldc)
3: diode bridge rectifier and two Cy capacitors
4: filter inductors Lf
5: ripple filter with Cf and Rf
6: phase-to-phase voltage measurement
7: phase current measurement
8: EMC filter with two CM chokes, three Cx and three Cy capacitors
9: precharge circuit for APF DC-link
10: DC-link measurement
11: dual DSP controller board
12: programming interface (JTAG)
13: compensation current measurement
14: IGBT driver board
15: APF DC-link capacitors (each 13Cdc,af )
In the prototype, the DC-link capacitor Cdc consists of two foil capaci-
tors with each 12Cdc. The APF DC-link capacitor Cdc,af comprises three
capacitors with each 13Cdc,af . The load resistors are not displayed in the
prototype pictures.
131
7 Prototype and measurements
~
~
~
Cy
Cy
Cy
Cdc
216 - 236Vac
360 - 800 Hz Lnet Lcm Lcm Ldc
Lf
Cf
Cdc,af
Rf
Cx
Ldc
1
2
2
4
5
8
14
15
Rload
3
Figure 7.1: Schematic of laboratory APF prototype.
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Figure 7.2: Laboratory APF prototype.
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Figure 7.3: Power stage with three SP3-modules.
7.2 Software implementation in Dual-DSP
board
The implementation of the proposed control architecture in one state-of-
the-art digital signal processor (DSP) is not possible, since the processing
power is not sufficient. That is why the control algorithm is distributed
into two DSPs (fig. 7.4), which are linked by multi channel buffered se-
rial port (McBSP). The proposed task scheduling of DSP 1 and DSP 2
DSP 2 DSP 1
Master
triggered
by DSP 1 McBSP
clock
6x PWM
CAN
digital IOs
digital IOs
JTAG JTAG
phase
currents
phase
voltages
clock
dcv
phase
currents
phase
voltages
CAN
trigger
Figure 7.4: Schematic of DSP controller board.
is depicted in fig. 7.5. DSP 1 calculates the instantaneous power and
performs current control and DC-link voltage control (task 1). DSP 2 cal-
culates PLL and selective signal analysis (task 2). DSP 1 is triggered by
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the PWM frequency of 60 kHz, DSP 2 is triggered by DSP 1 with half
the PWM frequency (30 kHz). The low priority CAN communication and
task 1
0
task 2
t r
i g
g
e r
task 1
McBSP
Ts 2Ts
idleDSP 2
DSP 1
Figure 7.5: Task scheduling of DSP 1 and DSP 2.
digital IO processing are performed in idle phases. After calculation of
PLL and SSA, three current values iref,SSA are sent to DSP 1. The input
buffer of the McBSP interface has a size of only 32 bit. A transfer of e.g.
three float32 variables would mean that DSP 1 has to read and clear the
input buffer after receiving the first number. Then, DSP 1 would allow the
transfer of the next float32 number and so on. During the entire transfer
process DSP 1 would be blocked and could not perform other calcula-
tions. Considering a McBSP clock of 37.5 MHz, the transfer of 32 bit data
requires 853 ns without overhead. DSP 1 would lose several µs of calcula-
tion time. That is why the three currents iref,SSA are compressed into one
float32 variable (each ±9 bit fixed-point). This avoids interaction between
the two DSPs, since no data flow control is necessary. The phase voltages
and phase currents are sampled by both DSPs and are not transferred via
McBSP, since the time required for analogue-digital conversion (ADC) of
analogue signals is significantly shorter. The communication via controller
area network (CAN) is used for remote control and analysis of signals using
a laptop.
The DSP code consists of several C-code s-functions, which are connected
in the Matlab / Simulink environment. The entire program is consolidated
via autocode generation and flashed with Code Composer Studio from
Texas Instruments. To achieve the required calculation time of less than
16 µs, some measures have to be implemented:
• application of C-code s-functions to avoid inefficient autocode; au-
tocode generation only connects the different s-functions
• complete program runs in random-access memory (RAM), not in
flash memory
• sine and cosine operations use look-up tables
• no use of square roots
• minimization of divisions by conversion to multiplications and multi-
use of intermediate results
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• use of as few as possible function calls to reduce stack operations
• use of 16 bit integer and 32 bit float numbers, no 64 bit double
numbers
• polling instead of interrupts
• optimized ADC configuration for fast sampling
• ADC is faster than McBSP communication ⇒ sampling of phase
currents and phase voltages by both DSPs
• reduction of McBSP communication time by data compression
The long communication time and the small input buffer represent a disad-
vantage of the McBSP communication. A better solution is the connection
of the two internal DSP buses using a parallel 16 bit or 32 bit interface,
which results in very short communication times using direct memory ac-
cess (DMA). However, the best controller topology for this application is
a combination of field programmable gate array (FPGA) and DSP. The
FPGA performs the complete control algorithm and the DSP is responsible
for management and CAN communication.
Figure 7.6: Dual-DSP board with two 28F335 motion control DSPs from
Texas Instruments. The DSP internal flash and RAM is extended by
additional memory chips.
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7.3 Compensation performance under steady
state and transient conditions
Up to about 110 V phase voltage and 400 V in the APF DC-link, the
APF operation is stable under all conditions. With higher voltages and at
supply frequencies above 600 Hz, the APF control causes an overcurrent
at start-up. The hardware safety function interrupts the PWM signals
automatically and the APF operation is stopped. The overcurrent is a
consequence of the small filter inductance Lf . The resulting time constant
and gainKcc are too small for the 60 kHz current control loop. To continue
the further evaluation of control algorithm, the filter chokes are replaced
by new ones with a four times higher inductance. The following measure-
ment results are all performed with these modified chokes at 130 V phase
voltage, 600 V APF DC-link voltage and load resistor of 5.39 Ω, which re-
sults in an output power of about 16 kW. The input filter (LCL-topology)
and ripple filter (LC-topology) are implemented as shown in fig. 5.1.
All steady-state harmonics measurements are performed with a power an-
alyzer LMG500 from ZES Zimmer (chapter A.3.1), which offers a signifi-
cantly higher sampling accuracy than standard oscilloscopes. The corre-
sponding spectra are derived by analysis of the sampled phase currents in
Matlab. 10 periods in time domain are used for the harmonics calculation.
The presented results are the mean value of the three analyzed phases.
The phase currents during steady state compensation at 400 Hz and 800 Hz
are depicted in fig. 7.7 and fig. 7.9, respectively. The corresponding spec-
tra in fig. 7.8 and fig. 7.10 prove the compensation quality. The 5th and 7th
harmonics are reduced to less than 0,2 %. However, some low frequency
even harmonics exceed the limits. Possible reasons are inverter asym-
metries, sensor non-linearities and sideband effects due to the non-linear
PWM with discrete resolution. This topic has to be further investigated
in detail.
At 800 Hz, the 29th and 31th harmonic exceed the limits. This effect is
caused by the rectifier commutation as described in chapter 5.5.1. Since
the prototype has a LC ripple filter with 1 Ω damping resistor, the reso-
nant circuit with Lnet, Cf and Cxy is stimulated by the commutation and
causes a ringing with frequency
fring =
1
2pi
√
Lnet
(
Cf + Cxy
) . (7.1)
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With Lnet = 56µH (eq. 2.1), Cf = 660nF (eq. 5.40) and Cx = Cy = 30nF
(eq. 5.43), the resulting ringing has a frequency of about 25 kHz, which is
in the range of the 31th harmonic at 800 Hz.
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Figure 7.7: Measured phase cur-
rents (fnet=400 Hz, Vnet=130 V).
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Figure 7.8: Harmonics of phase
currents at 400 Hz (mean value).
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Figure 7.9: Measured phase cur-
rents (fnet=800 Hz, Vnet=130 V).
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Figure 7.10: Harmonics of phase
currents at 800 Hz (mean value).
The behaviour of 5th and 7th harmonics amplitudes after activation is
displayed in fig. 7.11. The steady-state condition is reached after about
200 ms. The amplitudes during frequency ramp and step are depicted in
fig. 7.12 and fig. 7.13. The compensation is stable at any time. The
calculated frequency (fig. 7.14) has a maximum ripple of ±10 Hz. By
reducing the gain of the SSA, the gain of the PLL can be reduced, too,
which results in lower frequency ripple. As shown in fig. 7.8, the steady-
state phase current quality is excellent and therefore a PLL optimization
is not necessary.
As described in tab. 2.1, the supply phase voltages may have a total har-
monic distortion (THD) of 10 % and an asymmetry of +3 VRMS between
two phases. The device must continue its operation without instabilities
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Figure 7.11: Behaviour of har-
monic amplitudes after start-up
(step response).
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Figure 7.12: Measured behaviour
of implemented PLL and cal-
culated amplitudes of 5th and
7th harmonics during ramp of
440 Hz/s.
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Figure 7.13: Behaviour of fPLL, 5th
and 7th harmonics during step of
50 Hz/ms.
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Figure 7.14: Magnified diagram of
fPLL during frequency step.
and damage. The harmonics compliance is not required during these two
modes of operation. The distortion using a triangular supply voltage has
a THD of 16 %, which is significantly above the required 10 % (fig. 7.15).
The compensation quality is nearly identical to the result in fig. 7.7. Dur-
ing asymmetric amplitudes of the supply voltage, the phase currents show
different amplitudes, but the stability is not reduced (fig. 7.16).
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Figure 7.15: Triangular supply
phase voltage and phase current
during compensation.
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Figure 7.16: Phase currents dur-
ing compensation with asymmet-
ric phase voltage amplitudes.
7.4 Robustness under failure conditions
A transient overvoltage1 (fig. 7.17) and phase loss of one or all phases
(fig. 7.19 and fig. 7.21) are operation conditions, where the APF can-
not continue its operation. In these cases, the APF must be deactivated
rapidly without any damages or critical overcurrents by control instabil-
ities. In this prototype, a hardware circuit for over- and undervoltage of
the three input phases is integrated. This function switches off the APF
independently from the control software in case of a failure. The resulting
phase currents for transient overvoltage and loss of one or all phases are
depicted in fig. 7.18, fig. 7.20 and fig. 7.22. In all diagrams, the sampling
of all signals is triggered by the fault signal, which switches off the APF
at t=0 ms. The detection of failure needs maximum 100 µs, depending on
the type of failure. High currents after deactivation of the APF at t>0 are
inrush currents (overvoltage) and charging currents of the main DC-link
(phase loss). These experiments demonstrate the robustness of the active
power filter, since there are no control instabilities or critical overcurrents
caused by the APF.
The most critical failure case for the APF is a full load dump. Here, the
APF DC-link is charged rapidly, which could lead to a critical overvoltage.
The performance of the implemented PID-controller for the APF DC-link
voltage is shown in fig. 7.23. During a full load dump from 17 to 0 kW,
the overvoltage can be limited to 115 % of the nominal value. This is not
1Tab. 2.1 defines an overvoltage of 360 VRMS at 230 VRMS steady-state voltage.
This is factor 1.56. In this experiment, the steady-state voltage is 130 VRMS and
therefore the overvoltage is 203 VRMS.
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Figure 7.17: Input phase volt-
ages (before source inductance)
for transient overvoltage.
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Figure 7.18: Input phase currents
at transient overvoltage.
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Figure 7.19: Input phase voltages
(before source inductance) for loss
of one phase.
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Figure 7.20: Input phase currents
at loss of one phase.
critical for the DC-link capacitor. Since the SSA has a time constant of
about 150 ms, the injection of harmonics continues after the load dump.
This is not critical for the voltage control, since the harmonics exchange
AC power only and do not have an influence on the mean voltage.
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Figure 7.21: Input phase voltages
(before source inductance) at loss
of all phases.
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Figure 7.22: Input phase currents
at loss of all phases.
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Figure 7.23: APF DC-link voltage at load dump.
7.5 Validation of power losses and
temperatures
The power is measured at different points with the LMG500, a power
analyzer with four current and four voltage channels (chapter A.3.1). Fig.
7.24 shows an overview of the prototype and the location of current and
voltage sensors for the measurement of total input power Pin and total
load power Pload. With the gathered information, the overall power loss
and efficiency can be determined. For measurement of Pin2 and PAPF,
the location of LMG500 voltage and current sensors must be changed. All
results of the performed measurements are summarized in tab. 7.1.
The total power loss of the APF only (PAPF) is directly measured via phase
voltage and icomp (fig. 7.25) at the APF connection point. PAPF comprises
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Figure 7.24: Measurement of total input power Pin and load power Pload.
For measurement of Pin2 and PAPF, the location of LMG500 voltage and
current sensors must be changed.
the inverter power loss (PAPF,inv), total power loss in all inductors Lf (PLf)
and damping power loss of all resistors Rf (PRf). The power losses in DC-
link capacitor Cdc,af and filter capacitor Cf are not taken into account.
To derive the loss of the damping resistors Rf, the compensation current
before (icomp2) and after the ripple filter (icomp) are measured using an
oszilloscope. The difference between these two currents is the damping
current through Rf. For the power loss in Lf, the spectrum of icomp2 and
the resistance of Lf vs. frequency are necessary (fig. 7.26). By summing
up the losses at every single frequency, the total copper power loss in Lf
can be determined. The magnetic power loss is not taken into account.
The total power loss in the two DC-link inductors Ldc (PLdc) is calculated
using the DC-resistance of Ldc and the RMS value of iload. The dominant
component is the DC current and hence the higher harmonics are not taken
into account as done with Lf. The rectifier power loss PB6U is then
PB6U = Pin2 − Pload − PLdc. (7.2)
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Figure 7.25: Voltage and compen-
sation current of phase A at APF
connection point.
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tance of Lf vs. frequency.
The power loss in the input filter is determined by
PIF = Pin − Pin2 − PAPF . (7.3)
The input filter has a total ohmic resistance of 2,1 mΩ per phase. This is
measured by the voltage drop at a test current of 100 Adc. Considering a
phase current of 44 ARMS, the total input filter power loss is about 12 W.
Hence, the calculated values in tab. 7.1 are in the correct range. Deviations
to the calculated 12 W are caused by measurement uncertainties. For
frequencies between 65 Hz and 3 kHz, the power analyzer LMG500 has
a power measurement uncertainty of ±0,028% of the measured value plus
±0,03% of the measurement range (fig. A.7). During APF operation with
NPT-IGBTs, the total input power is 17225 W, i.e. one phase delivers
5472 W. The LMG500 voltage range is 250 V and the current range 60 A2
(fig. A.6). This corresponds to a power range of 15 kW. The corresponding
measurement uncertainty per phase is
Perr = ±
(
0,00028 · 5472W + 0,0003 · 15kW ) ≈ ±6 W. (7.4)
The uncertainty of the total input power loss is then ±18 W.
The calculation with the measured compensation current and an APF
DC-link voltage of 600 V yields losses of 605 W for the APF inverter
with NPT-IGBTs and 199 W for the SiC version. Tab. 7.2 compares the
2External current transducers [124] with a ratio of 1000:1 are used during all measure-
ments. The resulting LMG500 internal measurement range for the phase current
measurement is 60 mA. Together with the ratio of 1000:1 the relevant range is 60 A.
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rectifier
only
APF with
IGBTs
APF with
MOSFETs
Input
Pin [W] 15823 17225 17037
Sin [VA] 16815 17399 17227
PIF [W] 8,8 14,2 25,6
Vphase [VRMS] 129 130 130
Iphase [ARMS] 43,5 44,5 44,1
APF
PAPF [W] 0 550 297
PRf [W] 0 11,9 13,0
PLf [W] 0 41,0 46,8
PAPF,inv 0 497 237
Icomp [ARMS] 0 14,2 14,9
Rectifier
Pin2 [W] 15814 16661 16715
PB6U [W] 153 163 162
IB6U [ARMS] 43,4 45,2 44,8
Load
Pload [W] 15632 16467 16522
Vdc [VRMS] 290 298 297
Iload [ARMS] 53,8 55,4 55,6
PLdc 29,0 30,6 30,9
Overall figures
Ptot [W] 191 758 516
efficiency [%] 98,8 95,6 97,0
cosφ 0,941 0,990 0,989
Table 7.1: Results of loss measurements and relevant parameters. Di-
rectly measured power values are set bold.
calculated and measured power loss results. The APF inverter with NPT-
IGBTs has 18% lower power loss than calculated. This is due to the used
worst case values, which are higher than the values of the characterization.
The power loss of SiC-MOSFET inverter is 19% higher. One reason for
the higher power loss could be high manufacturing tolerances, since the
used SiC-chips are only engineering samples. Another reason could be the
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calculated power loss of Lf. Since the magnetic power loss is not considered,
the calculated 46,8 W could be too low. A third reason could be the
higher dv/dt of the SiC-inverter, which results in a higher disturbance of
the power analyzer. The experience shows that power measurements with
switched voltages at inverter outputs are generally not very accurate.
calculated
power loss [W]
measured
power loss [W]
∆ [%]
NPT-IGBT module 605 497 -18%
SiC-MOSFET module 199 237 +19%
Table 7.2: Comparison of calculated and measured power loss of APF
inverter.
The calculated junction temperatures at full power are shown in tab. 7.3.
Considering the cooling plate surface temperature of 89 °C, the IGBT
chip has a ∆T of 45 K and the MOSFET of 23 K. To take into account
the difference to the measurement, these values are multiplied with 0,82
(-18%) and 1,19 (+19%). The resulting predicted junction temperatures
at full power are 126 °C (IGBT) and 117 °C (MOSFET, tab. 7.3). Both
values are not critical, since the rated junction temperatures are 150 °C
(IGBT) and 175 °C (MOSFET). However, it is necessary to repeat this
measurement at full power to verify the predicted junction temperatures.
If possible, the junction temperatures should be directly monitored during
operation by an infrared camera. Alternatively, the Vce(t)-method may
be applied. For this technique, the APF inverter runs in normal operation
until the steady-state temperatures are reached. After switching off the
APF inverter, the Vce voltage drop for a defined test current enables a
determination of junction temperature.
calculated TJ [°C] predicted TJ [°C] ∆ [%]
NPT-IGBT 134 126 -6,0%
SiC-MOSFET 112 117 +4,5%
Table 7.3: Comparison of calculated and predicted junction temperatures
at full power of 46 kW.
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7.6 EMC measurements
The DM and CM disturbances are measured with an EMI receiver from Ro-
hde & Schwarz. The power supply neutral is connected to earth during all
EMC measurements. APF prototype is mounted on an aluminium plate,
which is connected to earth, too. The DM voltage is measured directly
at the inverter output with respect to neutral (fig. 7.27). The resulting
DM currents (fig. 7.28) in the input phases of the supply are measured
with the power analyzer until 150 kHz (with source inductance) and by
the EMI receiver for frequencies above 150 kHz (with LISN). As predicted
by the calculation in chapter 5.5.1, the emitted disturbance exceeds the
limit. At least a two-stage ripple filter is necessary to significantly lower
the DM currents.
The CM voltage is measured at the APF DC-link minus rail with respect
to neutral (fig. 7.29). The resulting CM current at the input phases (fig.
7.30) slightly exceeds the allowed limit. This is quite near the calculation
result of chapter 5.5.2, which predicts a scarce compliance of CM currents.
To lower the CM emission, a higher value for the CM chokes is necessary.
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Figure 7.27: Differential output
voltage of APF inverter.
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Figure 7.28: Differential current
spectrum of one input phase.
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age spectrum of APF DC-link.
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7.7 Evaluation of active power filter
The active power filter is the most flexible topology, since it is able to
compensate for the harmonics of several devices. The connection point in
the electrical grid is variable and therefore the APF is suited for retrofit
programs of existing airplanes. The APF is designed for 40 % of the to-
tal phase current only, which results in lower weight than for ATRU and
APFC.
DC-link chokes 0,20
filter inductors 0,19
input and ripple filter 0,14
controller board and sensors 0,05
power modules and driver boards 0,05
DC-link board and capacitors 0,04
rectifier and PCB 0,01
sum 0,68
Table 7.4: Weight distribution of com-
plete APF, normalized to ATRU
weight.
In contrast to the APFC, only
the power modules and APF
DC-link see a CM voltage and
therefore the CM currents are
lower. However, the differen-
tial currents are more critical,
since the ripple filter must take
into account the ringing with
the source inductance. This
ringing is caused by the rec-
tifier commutation and has to
be reduced by damping and
improved ripple filter topolo-
gies. Another disadvantage of
the APF is the complex control algorithm, which has to be calculated
within 16 µs. The necessary processing power requires two DSPs or a DSP-
FPGA combination, which leads to high development and qualification
costs. The measurements demonstrate that the critical operation modes
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are mastered excellently. The APF exhibits a high ruggedness against
supply frequency variations, asymmetric and distorted supply voltage and
load dump. The compensation of 5th and 7th harmonic is superior, but the
generation of low frequency even harmonics is still an open topic, which
has to be investigated in detail. The EMC targets could not be fulfilled
by the prototype. Both CM and DM measurements show that the input
and ripple filter design is not yet optimized. However, the EMC calcu-
lations predicted both the significant DM non-compliance and the scarce
CM non-compliance.
The weight distribution of complete APF3 is summarized in tab. 7.4. The
biggest portion cause the DC-link and filter chokes. The use of the APF
does not require output CM chokes at the main inverter output, since the
CM voltage swing of the load DC-link is significantly lower compared to
the APFC.
3The presented weight distribution is not valid for the shown laboratory prototype. It
is valid for the final APF, which will be integrated in a series device.
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In order to contribute to weight reduction concerning the MEA, this work
investigates the combination of 6-pulse diode rectifier with an active power
filter (APF) as an alternative to the conventional rectifiers autotransformer
rectifier unit (ATRU) and active power factor correction (APFC). The use
of a diode bridge rectifier alone is not possible due to the high current
harmonics. Next to the housing, the rectifier causes the biggest portion of
weight and hence offers a large potential for weight savings. The APF com-
pensates for the 5th and 7th harmonics only and therefore must be designed
for 40% of the entire phase current only. The conventional topologies must
be designed for the full phase current. This advantage reduces the total
rectifier weight.
The power module for the APF has to be chosen carefully, especially with
respect to the power loss. At the maximum supply frequency of 800 Hz,
the 7th harmonic has a frequency of 5.6 kHz. To ensure at least factor
10 between switching and APF output frequency, the switching frequency
is set to 60 kHz. The most promising semiconductor module comprises
1700 V SiC-MOSFETs with 1700 V SiC free-wheeling diodes. The deter-
mination of Eon, Eoff und Err is done using the common double-pulse test.
The conduction properties are derived by a curve tracer and the thermal
characteristic is measured using the Vce(T)-method. The magnitudes of
5th and 7th harmonics for the analytic loss calculation are determined by
simulation. The total power loss in the SiC-MOSFET module is about 26%
of the used benchmark module with NPT-IGBTs. The electrical charac-
terization shows that the parasitic inductances of the conventional module
technology are too high for the application of SiC-MOSFETs. The high
switching speed requires more compact modules with optimized connection
to the DC-link capacitance.
The calculation of EMC-filter is done using the quadripole theory, which
divides a complex network into four-element matrices. These matrices can
be processed and analyzed e.g. in a Matlab environment. One result is
that the common-mode emissions of the APF are lower than for the APFC,
since the parasitic capacitances against earth of the floating parts are sig-
nificantly smaller. The design of ripple filter, which damps the switched
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voltage of the APF inverter, must consider the subsequent resonant cir-
cuit with the source inductance. This circuit is stimulated by the rectifier
commutation and therefore must be additionally damped. The resulting
damping resistors reduce the filter performance especially at frequencies
above 100 kHz. That is why a two-stage ripple filter is necessary to achieve
sufficient damping at higher frequencies. The filter design and emissions
are determined mathematically and validated in the laboratory setup.
Another main task, next to the design of the APF hardware, is the analy-
sis and design of the control algorithm. The coupling impedance between
APF and supply net is very small taking into account the maximum al-
lowed DC-link voltage of 900 V. To ensure stability, the current control
gain must be configured moderately. The resulting compensation quality is
not sufficient due to the high systematic error with the P-control and small
allowable gain. That is why the selective harmonic compensation is intro-
duced as additional control stage. The combination of fast basic control
with PLL-less reference current generation based on instantaneous power
theory and slower but precise harmonic selective compensation represents
a new control concept, which meets all dynamic and static requirements.
An appropriate patent has been submitted in the frame of this work ([125],
[126], [127]). Furthermore the robustness is higher, since a failure of the
selective analysis does not affect the basic control and thus a minimal
compensation is guaranteed. This novel safety concept is supported by
the choice of controller architecture with two equivalent digital signal pro-
cessors (DSP). DSP 1 performs the basis control and takes care of the
DC-link voltage. DSP 2 synchronizes itself with the three-phase supply
via PLL and analyses the content of 5th and 7th harmonics. If DSP 2 fails
or the PLL loses synchronization, a compensation with lower quality is
still maintained. The design of the control algorithm is analysed and sim-
ulated comprehensively by means of Matlab and Simulink before running
the prototype in the laboratory.
The design of the APF-hardware is validated by measurements. During
static compensation the amplitudes of 5th and 7th harmonics are reduced
to less than 0.1%. A high distortion of supply voltage by using a trian-
gle phase voltage does not have an influence on the compensation quality.
Differences in phase voltage amplitudes do not affect the APF operation.
The dynamic performance during frequency step and ramp of the phase
voltages is superior. The APF follows the supply voltage without any in-
stabilities or failures. By adequate configuration of the DC-link voltage
control, the short-term overvoltage at full load dump is limited to 115%
of the steady-state DC-link voltage. During abnormal events such as sup-
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ply overvoltage and phase loss of one or all phases, the APF switches off
immediately to prevent high destructive currents. The measurements con-
firm the compliance of the proposed APF with the corresponding standard
RTCA DO160.
To conclude, this work proves the functionality of an active power filter
at a three-phase supply with variable frequency of up to 800 Hz. With
this topology, the weight of the rectifier is reduced by 33% compared to
a conventional autotransformer unit. The power density of the complete
power electronic device increases by 20%. The novel two-stage control
structure sovereignly fulfils all static and dynamic requirements. This
concept is supported by the chosen dual-DSP controller architecture. The
topic of wide-band-gap power semiconductor devices is also taken into
account by using SiC-MOSFETs and SiC-diodes in the APF inverter stage.
This is necessary due to the high switching frequency of 60 kHz.
The results of this work motivate the implementation of the proposed
new rectifier topology for the More Electric Aircraft (MEA). The biggest
advantage of the APF is the modularity and flexibility, which allows the
use with several power electronic devices. In this configuration, the APF
offers the greatest weight savings.
The next step is the increase of switching frequency to lower the weight of
the ripple filter inductors. However, the existing DSPs must be replaced by
new ones with more processing power. Furthermore, the current sensing
technology will be optimized by using ∆-Σ-converters, which do not require
pulse-mid sampling. This measure will result in a higher sampling quality
and enables the use of a higher current control gain, which reduces the
systematic control error and increases the control stability. The mentioned
optimizations could be subject of future works.
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A Appendix
A.1 Derivation of equations
A.1.1 Derivation of eq. 3.27
The current through a rectifier diode in the APFC circuit (fig. 3.25) is
shown in fig. A.1. The Err of a diode is strongly dependent on the current,
which flows directly before the diode blocks. The duty cycle is not taken
into account. The total characteristic in fig. A.1 is divided into six areas.
Area A is defined as follows:
A =
(
Iˆphase − 12IPP
) T6∫
0
sin(ωt) = 12ω
(
Iˆphase − 12IPP
)
(A.1)
with phase current amplitude Iˆphase, peak-to-peak ripple current IPP , ω =
2pifnet and T = 1fnet . Area B is defined as follows:
B = 12
(
Iˆphase− 12IPP
) 16T∫
1
12T
sin(ωt) = 14ω
(
Iˆphase− 12IPP
)(√
3−1
)
(A.2)
Area C has approximately the same size as area B. The mean current
IˆDr,sw can then be defined:
IˆDr,sw =
1
T
(
2A+ 4B
)
=
√
3
2pi
(
Iˆphase − 12IPP
)
(A.3)
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Figure A.1: Current through rectifier diode over one period
(fnet=400 Hz).
A.1.2 Derivation of eq. 5.9
The APF injects harmonics into the main supply, which leads to an AC
power flow delivered by the APF DC-link. The resulting voltage ripple
at the DC-link has a frequency of 6fnet, the amplitude is dependent on
the size of Cdc,af .For the following calculations, the phase voltages are
assumed to be purely sinusoidal. They are calculated using
va(t) =
√
2Vnetsin(ωnett), (A.4)
vb(t) =
√
2Vnetsin
(
ωnett+
2
3pi
)
, (A.5)
vc(t) =
√
2Vnetsin
(
ωnett+
4
3pi
)
. (A.6)
The compensation currents are defined through
icomp,a(t) = Iˆ5sin(5ωnett+ ϕ5 + ϕ0)+
Iˆ7sin(7ωnett+ ϕ7 + ϕ0),
(A.7)
icomp,b(t) = Iˆ5sin
(
5ωnett+ ϕ5 +
10
3 pi + ϕ0
)
+
Iˆ7sin
(
7ωnett+ ϕ7 +
14
3 pi + ϕ0
)
,
(A.8)
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icomp,c(t) = Iˆ5sin
(
5ωnett+ ϕ5 +
20
3 pi + ϕ0
)
+
Iˆ7sin
(
7ωnett+ ϕ7 +
28
3 pi + ϕ0
)
,
(A.9)
where ϕ0 is an additional variable for horizontal phase shift of the com-
pensation currents. The AC power, which must be delivered by the APF
DC-link is
paf (t) = va(t)icomp,a(t) + vb(t)icomp,b(t) + vc(t)icomp,c(t). (A.10)
Since the used phase voltages are purely sinusoidal and the compensation
currents consist of only the 5th and 7th harmonics, the resulting paf (t) is
a purely sinusoidal signal with a frequency of 6fnet and amplitude pˆaf :
paf (t) = pˆafsin(6ωnett) (A.11)
The highest value of pˆaf appears for fnet = 360Hz and Vnet = 236V .
That is why the following calculations are done for this operation point.
The complete formula for paf in eq. A.10 is quite long. For ϕ0 = 0, the
peak power pˆaf is at about 0,1 ms as depicted in fig. A.2. To simplify the
calculation of pˆaf , the horizontal position of pˆaf is shifted to t=0 through
setting ϕ0 = 1,38rad (fig. A.3) (derived empirically). This significantly
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Figure A.2: Compensation current
and AC power flow for ϕ0 = 0.
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Figure A.3: Compensation current
and AC power flow for ϕ0 =
1,38rad.
simplifies eq. A.10 to
pˆaf =
√
3
2Vnet
[
Iˆ5sin(ϕ5 +
10
3 pi)− Iˆ5sin(ϕ5 +
20
3 pi)+
Iˆ7sin(ϕ7 +
14
3 pi) + Iˆ7sin(ϕ7 +
28
3 pi)
]
,
(A.12)
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which can be approximated through
pˆaf ≈ Vnet
(
2.028Iˆ5 + 1.086Iˆ7
)
. (A.13)
As already mentioned, the presented formula for pˆaf is only valid for fnet =
360Hz and Vnet = 236V . pˆaf is lower at higher frequency or lower phase
voltage.
A.1.3 Derivation of eq. 6.17
The closed loop transfer function for the current control is defined to
Gcc2 =
1
1 + sLAPFKcc + s
2 LAPFTt
Kcc
(A.14)
(see also eq. 6.16). A second-order transfer function can be described
alternatively by
Gcc2 =
1
1 + s2DccTcc2 + s2T 2cc2
(A.15)
with time constant Tcc2 and damping Dcc. By coefficient comparison
LAPF
Kcc
= 2DccTcc2 (A.16)
and
LAPFTt
Kcc
= T 2cc2, (A.17)
Kcc is determined to
Kcc =
LAPF
4D2ccTt
(A.18)
and time constant Tcc2 is determined through
Tcc2 = 2DccTt. (A.19)
Gcc2 can be approximated by PT1 transfer function Gcc with
Gcc =
1
1 + sTcc
. (A.20)
The step response of Gcc is
hcc(t) = 1− e− tTcc (A.21)
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and the step response of Gcc2 is
hcc2(t) = 1− 1√1−D2cc e− DTcc2 t sin
[√1−D2cc
Tcc2
t+ arcsin
√
1−D2cc
]
.
(A.22)
Gcc is an approximation of Gcc2. To determine Tcc, the area between
hcc(t) and hcc2(t) in the range from 0 to ∞ shall be zero (fig. A.4). This
is expressed by
∞∫
0
(
hcc(t)− hcc2(t)
)
dt
!= 0. (A.23)
The resulting Tcc is determined numerically to
Tcc =
√
2Tcc2 = 2
√
2DccTt. (A.24)
The step responses of Gcc and Gcc2 are depicted in fig. A.4.
0 0.1 0.2 0.3 0.4 0.5
0
0.5
1
1.5
t [ms]
st
e
p
 r
e
sp
o
n
se
G
cc2
G
cc
Figure A.4: Comparison of step responses of Gcc and Gcc2.
A.1.4 Derivation of eq. 6.54
The PLL uses the phase-to-phase voltages for the synchronization. The
conversion into the α-β coordination system is done by
[
vα
vβ
]
=
√
2
3
[
1 − 12 − 12
0
√
3
2 −
√
3
2
]vabvbc
vca
 (A.25)
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The voltages vα and vβ in time domain are
vα =
√
3
2 vˆabsin(ωnett) = 3Vnetsin(ωnett) (A.26)
and
vβ = 3Vnetcos(ωnett) (A.27)
with RMS phase voltage Vnet.
The voltage Vq is derived from the Park transformation:[
Vd
Vq
]
=
[
sin(ωpllt+ ϕ) cos(ωpllt+ ϕ)
−cos(ωpllt+ ϕ) sin(ωpllt+ ϕ)
][
vα
vβ
]
(A.28)
Vq can be developed to
Vq = −vαcos(ωpllt+ ϕ) + vβsin(ωpllt+ ϕ)
= 3Vnet
[
− sin(ωnett)cos(ωPLLt+ ϕ) + cos(ωnett)sin(ωpllt+ ϕ)
].
(A.29)
The trigonometric rules allow the following relation:
sin(ωnett)cos(ωpllt+ ϕ)
= 12
[
sin(ωnett− ωpllt− ϕ) + sin(ωnett+ ωpllt+ ϕ)
] (A.30)
If the PLL is synchronized with the supply (ωpll = ωnet), this relation can
be simplified to
sin(ωnett)cos(ωpllt+ ϕ) =
1
2
[
sin(−ϕ) + sin(2ωnett+ ϕ)
]
. (A.31)
Considering the relation in eq. A.31, eq. A.29 can be further simplified:
Vq =
3
2Vnet
[
− sin(−ϕ)− sin(2ωnett+ ϕ) + sin(ϕ) + sin(2ωnett+ ϕ)
]
= 32Vnet
[
− sin(−ϕ) + sin(ϕ)
]
(A.32)
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With trigonometric relation −sin(−ϕ) = sin(ϕ), Vq is
Vq = 3Vnetsin(ϕ). (A.33)
A.1.5 Derivation of eq. 6.22
The simplest first order Laplace transfer function is
G = 11 + sT (A.34)
with corresponding damping function
D = 1
G
= 1 + sT (A.35)
and amplitude ∣∣D∣∣ = √1 + ω2T 2. (A.36)
The desired time constant is then
T =
√
D2 − 1
ω2
. (A.37)
A.1.6 Derivation of eq. 6.26
During the load dump, the load power characteristic can be simply ex-
pressed by
pload(t) =
Pnom
2
(
1− sgn(t)). (A.38)
Due to low pass filter T2IP, the calculated instantaneous power pIP(t) in
the APF controller has a delay and is described by
pIP (t) = Pnome−
t
T2IP (A.39)
for t ≥ 0 s. The difference between real power pload(t) and calculated
power pIP(t) is named pz(t) and defined by
pz(t) = pIP (t)− pload(t) = Pnome−
t
T2IP (A.40)
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for t ≥ 0 s. The total energy, which is fed into the DC-link due to pz(t) is
E =
∞∫
0
Pnome
− tT2IP dt = PnomT2IP . (A.41)
By the equation for energy content of a charged capacitance
E = 12Cdc,af
(
V 2dc,wC − V 2ref
)
(A.42)
the final voltage Vdc,wC (wC = without control) is derived as
Vdc_wC =
√
2PnomT2IP
Cdc,af
+ V 2ref . (A.43)
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A.2 Tables and schematics
A.2.1 Material properties
Properties of semiconductor substrate and baseplate materials taken from
[26], [128], [35], [129], [130], [131] and [132].
material thermal
conductivity[
W
mK
] thermalexpansion[
ppm
K
] thermalcapacity[
J
m3K
] Young’smodulus[
GPa
] dielectricstrength[
kV
mm
] bendingstrength[
MPa
]
Chip
Si 148 2,6 1650 162 30
SiC 4H 370 4,3 501 300
Substrate
Al2O3 26 7,1 3020 370 15 350
AlN 180 4,7 2440 308 20 360
Si3N4 90 2,5 2100 300 18 650
BeO 250 5,9 10 250
Epoxyd 3,0 60
Polyimid 0,39 291
Baseplate
Al 208 26 2430 70
Cu 398 17 3450 120
Mo 138 5,1 2550
AlSiC 200 7,5 2210
Table A.1: Properties of materials for power modules.
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A.2.2 Characterization results of power
semiconductors
Parameter datasheet measurement chosen value for
loss calculation
Eon [mJ] 12,0 5,18 12,0
Eoff [mJ] 5,00 4,1 5,00
Vtest [V] 600 600 600
Itest [A] 100 100 100
Err [mJ] - 3,04 -
Vtest,Err [V] - 600 -
Itest,Err [A] - 100 -
Err1,end [mJ] - 3,72 -
irr1 [A] - 59,0 -
Err2 [A] - 2,42 2,42
Itest,Err2 [A] - 50 50
Vtest,Err2 [V] - 600 600
Vce0 [V] 2,18 1,70 2,18
rce [mΩ] 17,2 20,9 20,9
Vf0 [V] 1,3 1,1 1,3
rf [mΩ] 9,4 11,7 11,7
RthJC,S 0,19 - -
RthJC,D 0,9 - -
RthJCP,S - 0,24 0,24
RthJCP,D - 0,59 0,59
Table A.2: Characterization results of NPT-IGBT module with standard
diode.
162
A.2 Tables and schematics
Parameter datasheet measurement chosen value for
loss calculation
Eon [mJ] 1,19 0,63 0,63
Eoff [mJ] 0,63 0,41 0,41
Vtest [V] 1200 600 600
Itest [A] 40 30 30
Err [mJ] - 0,28 -
Vtest,Err [V] - 600 -
Itest,Err [A] - 100 -
Err2 [A] - 0,28 0,28
Vtest,Err2 [V] - 600 600
Itest,Err2 [A] - 100 100
Rds [mΩ] 61,0 58,4 61,0
Vf0 [V] 0,8 0,8 0,8
rf [mΩ] 75,0 65,0 75,0
RthJC,S 0,43 - -
RthJC,D 0,63 - -
RthJCP,S - 0,52 0,52
RthJCP,D - 0,64 0,64
Table A.3: Characterization results of SiC-MOSFET module with SiC-
diodes.
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A.2.3 Simulink simulation model
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Figure A.5: Simulation model in Matlab / Simulink. All parameters are
defined in a m-file.
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A.3 Datasheets
A.3.1 Power analyzer LMG500
LM
G5
00
 d
 1
2.
07
1 bis 8 Kanal  
Präzisions-Leistungsmessgerät LMG500
•	 0,03%	Genauigkeit	 
•	 10MHz	Bandbreite	(DC/0,05Hz	bis	10MHz) 
•	 3MSamples/s 
•	 Abtastung	absolut	lückenlos	mit	Auswertung	aller	Abtastwerte,	 
	 dadurch	Erfassung	aller	Einschaltströme	und	Signaländerungen 
•	 Oberschwingungen	und	Zwischenharmonische	bis	50kHz/1,5MHz 
•	 Flicker,	Wechselwirkungen	von	Netz	und	Verbraucher
Optimierung	Ihrer	Motoren,	Transformatoren,	 
Frequenzumrichter,	Leistungselektronik,	 
Stromversorgungen,	Leuchtmittel,	Fahrzeugtechnik 
	 in	Wirkungsgrad,	Zuverlässigkeit,	 
	 elektromagnetischer	Verträglichkeit	und	Life-Cycle	Costs
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•	 Gesonderte	HF-Stromeingänge	IHF*:	
	 150mA	bis	1,2A/DC	bis	10MHz
•	 Stromeingänge	I*,	hohe	Bereichs-	
	 dynamik:	20mA	bis	32A/120Apeak	
	 Lästiges	Wechseln	von	externen		
	 Shunts	entfällt!
•	 Spannungseingänge	U*:		
	 3V	bis	1000V/3200Vpeak
•	 Messen	über	externe	Sensoren:		
	 Eingänge	ISensor	und	USensor 	
	 30mV	bis	4V/DC	bis	10MHz
•	 Hilfsspannung	±15V	und		 	
	 Identifikation	externer	Sensoren
Messeingänge	für	höchste	Anforderungen
Präzisions-LeistungsMessGeräte der Serie LMG von ZES ZIMMER – LMG90 und LMG95 für 1-phasige, LMG310, LMG450 und LMG500 für mehr-
phasige Messung haben sich in mannigfaltigem Einsatz bewährt. Die Zeichenfolge LMG ist ein Synonym für die genaue und breitbandige  
Messung der elektrischen Leistung. Die mit der elektrischen Leistung korrelierten Größen Strom, Spannung, Oberschwingungen, Flicker und 
Energie müssen genau erfasst werden, um eine Produktoptimierung in Wirkungsgrad, Zuverlässigkeit, Elektromagnetischer Verträglichkeit 
(EMC), Life-Cycle Costs zu erreichen.
Messungen	mit	LMGs	werden	durchgeführt	an:
•  Bauteilen und Komponenten, z. B. Ferritkernen, Halbleitern, Kondensatoren 
• Geräten (Motoren, Invertern, Leuchtmittel) 
• Anlagen und Anlagenteilen 
• CE zu prüfenden Geräten, versorgt durch Leistungsquelle (ideales Netz),  
 zur Bestimmung der Rückwirkungen durch Stromoberschwingungen und Flicker (Lastschwankungen)  
• Netzen und Verbrauchen zur Bestimmung ihrer Wechselwirkungen
Die	wichtigsten	Leistungseigenschaften	des	LMG500:
• Laufzeitdifferenz zwischen U- und I-Messeingang standardmäßig <3ns, sehr genaue Messung bei kleinem cosj und/oder hohen Frequenzen 
• Hohe Bereichsdynamik, 3V bis 1000V/3200Vpeak, 20mA bis 32A/120Apeak in direkter Messung jeweils über nur ein Buchsenpaar 
• 3MSamples/s, absolut lückenlose Abtastung mit Auswertung aller Abtastwerte 
• Erfassung der Transienten und schnellen Signaländerungen mit der im Hintergrund des „Normal-Modus“ laufenden Ereignistriggerung 
• Oberschwingungen und Zwischenharmonische bis zu 50kHz im Gerät und bis zu 1,5MHz mit externem PC 
• Flickermessung (Wechselwirkungen zwischen Netz und Verbrauchern) 
• Modular mit 1 bis 8 Leistungsmesskanälen
LMG	–	Ein	Synonym	für	Präzisions-Leistungsmessung
• Ergonomische Benutzeroberfläche für leichte, intuitive Gerätebedienung 
• Echtzeitvisualisierung der Messungen in Zahlentabellen und Diagrammen
• Schnittstellen mit hohem Datendurchsatz (IEEE488, RS232, USB, Ethernet)
•	 Erdkapazität	der	Messeingänge	<30pF,	dadurch	keine	Verfälschung	der	Messsignale	
•	 Hohe	Bandbreite	10MHz,	kürzeste	gepulste	Signale	werden	genau	gemessen		
•	 Alle	U-/I-Messeingänge	potentialgetrennt	gegeneinander	und	gegen	Erde	(max.	1000V/CAT	III)	
•	 Lückenloses	Abtasten	und	Auswerten	mit	3MSamples/s	bei	beliebiger	Messdauer,	Messzyklus	max.	60s	
•	 Bis	zu	8	Leistungsmesskanäle	mit	8	Kanal	Kompaktgerät	oder	durch	Zusammenschalten	von	zwei	LMG500,	
	 alle	Kanäle	immer	in	synchroner	Abtastung	mit	3MSamples/s	
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Messunsicherheit ± (% vom Messwert + % vom Messbereich)
DC 0.05Hz..45Hz 45Hz..65Hz 65Hz..3kHz 3kHz..15kHz 15kHz..100kHz 100kHz..500kHz 500kHz..1MHz 1MHz .. 3MHz 3MHz .. 10MHz
Spannung U* 0.02+0.06 0.02+0.03 0.01+0.02 0.02+0.03 0.03+0.06 0.1+0.2 0.5+1.0 0.5+1.0 3+3 f/1MHz*1.2 + f/1MHz*1.2
Usensor 0.02+0.06 0.015+0.03 0.01+0.02 0.015+0.03 0.03+0.06 0.2+0.4 0.4+0.8 0.4+0.8 f/1MHz*0.7 + f/1MHz*1.5 f/1MHz*0.7 + f/1MHz*1.5
Strom I* (20mA .. 5A) 0.02+0.06 0.015+0.03 0.01+0.02 0.015+0.03 0.03+0.06 0.2+0.4 0.5+1.0 0.5+1.0 f/1MHz*1 + f/1MHz*2 -
I* (10A .. 32A) 0.1+0.2 0.3+0.6 f/100kHz*0.8 + f/100kHz*1.2 - - -
I HF 0.03+0.06 0.2+0.4 0.5+1.0 0.5+1.0 f/1MHz*1 + f/1MHz*2 -
I sensor 0.03+0.06 0.2+0.4 0.4+0.8 0.4+0.8 f/1MHz*0.7 + f/1MHz*1.5 f/1MHz*0.7 + f/1MHz*1.5
Wirkleistung U* / I* (20mA .. 5A) 0.032+0.06 0.028+0.03 0.016+0.02 0.028+0.03 0.048+0.06 0.24+0.3 0.8+1.0 0.8+1.0 f/1MHz*3.2 + f/1MHz*2.5 -
U* / I* (10A .. 32A) 0.104+0.13 0.32+0.4 f/100kHz*1 + f/100kHz*1.1 - - -
U* / I HF 0.048+0.06 0.24+0.3 0.8+1.0 0.8+1.0 f/1MHz*3.2 + f/1MHz*2.5 -
U* / I sensor 0.048+0.06 0.24+0.3 0.72+0.9 0.72+0.9 f/1MHz*3 + f/1MHz*2.3 f/1MHz*1.5 + f/1MHz*1.4
U sensor / I* (20mA .. 5A) 0.024+0.03 0.024+0.03 0.048+0.06 0.32+0.4 0.72+0.9 0.72+0.9 f/1MHz*1.4 + f/1MHz*1.8 -
U sensor / I* (10A .. 32A) 0.104+0.13 0.4+0.5 f/100kHz*1 + f/100kHz*1 - - -
U sensor / I HF 0.048+0.06 0.32+0.4 0.72+0.9 0.72+0.9 f/1MHz*1.4 + f/1MHz*2 -
U sensor / Isensor 0.048+0.06 0.32+0.4 0.64+0.8 0.64+0.8 f/1MHz*1.12 + f/1MHz*1.5 f/1MHz*1.12 + f/1MHz*1.5
Figure A.7: Measurement uncertainties (extract of LMG500 datasheet).
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